From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 677DDC67861 for ; Mon, 8 Apr 2024 19:05:55 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id E1BAD10E3C0; Mon, 8 Apr 2024 19:05:54 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (2048-bit key; unprotected) header.d=intel.com header.i=@intel.com header.b="Ms7Gn8SC"; dkim-atps=neutral Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.15]) by gabe.freedesktop.org (Postfix) with ESMTPS id 96E6010E3C0 for ; Mon, 8 Apr 2024 19:05:53 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1712603153; x=1744139153; h=message-id:date:subject:to:references:from:in-reply-to: mime-version; bh=gWWLdIotEcJ70+jrkxlkV+mym0QvOUdfAyVib1cV2LY=; b=Ms7Gn8SC5qpe6Mi6A70tZYVdpTfc87lN2l/y8UxZOTzv1aHeEWqOIJT3 YLAglrWmJmL/cFaX+iKmDsacjwhWqOL1HRLGE/oJ4lQ04aD7KEHb0vlh+ WZP1BIun1/t40EeEzVG2GUwnt/gK7x5eoYybAg5EJENSOFMGRBfh14+GA b60XkvlxKNgHt/YUFPFtnAVmRgoFS8CIpLnA1TbHaO5hocQpCGZAjsoJk kQ8Zqihzia3//0/nfpdhMH/AIBs0UZT6iKHjO1gOXmN/MswVXbr1bw5hj aaxjjaHvOXEZrtD4e9+2kKln3ZA8hPftIRiYo09l5kp7lzztpw6VGitEQ w==; X-CSE-ConnectionGUID: pg7AQxH0S3mj87940VUNPg== X-CSE-MsgGUID: 36h1/c2RRx+9/r8TsPGFLA== X-IronPort-AV: E=McAfee;i="6600,9927,11038"; a="8080249" X-IronPort-AV: E=Sophos;i="6.07,187,1708416000"; d="scan'208,217";a="8080249" Received: from fmviesa002.fm.intel.com ([10.60.135.142]) by fmvoesa109.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 08 Apr 2024 12:05:53 -0700 X-CSE-ConnectionGUID: gEqtY7cyRcuinL7tRSMpxA== X-CSE-MsgGUID: cr9mUoiFQti2Za9qIsTslA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.07,187,1708416000"; d="scan'208,217";a="43161911" Received: from fmsmsx603.amr.corp.intel.com ([10.18.126.83]) by fmviesa002.fm.intel.com with ESMTP/TLS/AES256-GCM-SHA384; 08 Apr 2024 12:05:53 -0700 Received: from fmsmsx611.amr.corp.intel.com (10.18.126.91) by fmsmsx603.amr.corp.intel.com (10.18.126.83) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 8 Apr 2024 12:05:52 -0700 Received: from fmsmsx610.amr.corp.intel.com (10.18.126.90) by fmsmsx611.amr.corp.intel.com (10.18.126.91) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 8 Apr 2024 12:05:52 -0700 Received: from fmsedg601.ED.cps.intel.com (10.1.192.135) by fmsmsx610.amr.corp.intel.com (10.18.126.90) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35 via Frontend Transport; Mon, 8 Apr 2024 12:05:52 -0700 Received: from NAM12-MW2-obe.outbound.protection.outlook.com (104.47.66.41) by edgegateway.intel.com (192.55.55.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.35; Mon, 8 Apr 2024 12:05:51 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=cXNNrz2wLZqj8qA61k6jAATGll5s6At0A9ffOaCI8xxXarMKpkiJ5qasM9NIrsFiq48Gaf73XoAGuWCOX/+iViZq26ugF8PKt8vun76k39CZF1la4jjSNXxGB+sK2O5g41gV0wF1RJm8NU1nlaKogkgJ9NpJw2DPGKIqwMmsGkuMwpDt/HePEPIf2EP/fKupZBROBgnqoGi3s/q5JhlYlp+8XAsZw+NUwc91TcsGPTF8D+xfErjylCjkykdtms1fl32u6LF5sLPXbbdIbzayvi2WboYDfe9pUQbzGlwDh1uxgZ1HNYgnMlS7Q3wrQojCgRKG5994oLbZzhtu0X2M/g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=oJrwjvLPLIiUuxS6ungmWgYfy8q4tGBSA752G6/yNsY=; b=jrorVm+aJtqe0x/t1PWYwtxRpAUv2y+GL/hRPmg7uBJrUIfFG5sMplyE/quisiDzGi4Vw5LTNuX2FMAkYcBHRGU1ASdIEVwV66qV+UqCCxWCgtgRGp0tNr6ifbY+L5YQYSM6zmqjUL5x/N2VDEBy5+V9H8/X8amSkRkulVyX2yjHZHXnRyilEL5onN7JJnB5Ebi1vCeNoAP0ycCHRzXtMw9mdfMcPkYGOETrCU5HfbZEmKXWhi0baaFV5rZ/3MQ7dcPaVpKBxEulGCLJ70oxFpp698tU+uj/qz9tE5Vm8lCy4c2+BRRjwARSnSej+pNfo4D8r2eXFbcpT1w4jNLo4A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from MW4PR11MB7056.namprd11.prod.outlook.com (2603:10b6:303:21a::12) by SA3PR11MB7415.namprd11.prod.outlook.com (2603:10b6:806:318::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7452.24; Mon, 8 Apr 2024 19:05:49 +0000 Received: from MW4PR11MB7056.namprd11.prod.outlook.com ([fe80::8664:8749:8357:f11a]) by MW4PR11MB7056.namprd11.prod.outlook.com ([fe80::8664:8749:8357:f11a%7]) with mapi id 15.20.7452.019; Mon, 8 Apr 2024 19:05:49 +0000 Content-Type: multipart/alternative; boundary="------------cHi7wdpHkdBGFal1VpuxS9i0" Message-ID: <03c5b51a-5c65-496a-bbb4-a1effc9f1b08@intel.com> Date: Tue, 9 Apr 2024 00:35:44 +0530 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v3 05/11] drm/xe/bmg: Program an additional discrete-specific PAT setting To: References: <20240408170545.3769566-1-balasubramani.vivekanandan@intel.com> <20240408170545.3769566-6-balasubramani.vivekanandan@intel.com> Content-Language: en-US From: "Ghimiray, Himal Prasad" In-Reply-To: <20240408170545.3769566-6-balasubramani.vivekanandan@intel.com> X-ClientProxiedBy: PN3PR01CA0053.INDPRD01.PROD.OUTLOOK.COM (2603:1096:c01:98::14) To MW4PR11MB7056.namprd11.prod.outlook.com (2603:10b6:303:21a::12) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: MW4PR11MB7056:EE_|SA3PR11MB7415:EE_ X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: oGKt16qnRqJf2/2a1M77JK8SGF+7f6H5OC8e4sO5KeTe2r87RjUTMDP/40gUGCnDmxHHNiRS+1CdJBR9tApSQg4G8HkEUv1u0zg3Co/p1JLo1L+uafuyUwqjnLpsA7HOZEpxrCP7HRO4WhWHnjnO7S1st8BW3fas1m8Dbl4vDZ6BIPUt4WLvLX1kh/Jr6WRNfefFM50daiOrb5Jqxy0XQ2wHYVeIVnN/njCZlRYtZOZrFnZhp83dLpAMoLOKTPy6Mbvz4bXCh3wHc0PdTL68Epm3j6aMVGHEk0lsMgP9NLPrZMivr8U/evlm+adjUjdjzD4+RqqeHsDBEuLyv2l9lQQTwNIJqqY7Hbt1Q05x4fp8yULkFUwOk6CL0d1VWQsa5emyQsuXiuIKUSpVAyJ86vrYpiC9Eheal+ZMCKlukPbu/imdcQWvNvlwP7nwsdEiRBdAev7tXBUDnod8r1aIWCY5NhHNlY00IGVzxqdov1qefWkWcrme6NokOZ9g7blkhKWaLdF9y1odpeo5gzmYI3i9IS7TetPZkSSJFCWUGdTjOSf63Nhd8uBgIE+E58p/4XtFiR8XIGC1gy6MkLThVml4nh0gEi5PNqrEA/hDWD4InlPHh3pv8jNbK8p/VzUxWFbnVYBOajcmt2AM9uyjTEEvjXpvg75uwpWyBBDBgS8= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:MW4PR11MB7056.namprd11.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230031)(366007)(1800799015)(376005); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?VnlHZjFGNGw2MVh6WDhIVW1UUVY2UGUyNlpLS2lDY29TTnlHNSsyb1lma1VY?= =?utf-8?B?NHN3M2RwSE5GYW9Nd09MeGNPbVlNL3g1YjI1WUh6QVdqQ1BFbTdMK0ZDTCt4?= =?utf-8?B?VktEbnhEUmg1dDR2VlA1NXhjd0RJbTJMQ3NVbllDUFdNVDljbCtacFhZc1VD?= =?utf-8?B?a3pnRlpSaW5sazV3NVhLWm5vaEk5UE9keUVPVlNoMUpZdmxNTkdUdlR2ZDdk?= =?utf-8?B?RG9yYStPdUZtWXVVbEJjOFFHS1ZyUDhIUzM5alZ1eFBuZ2E4c2VCb0gwM0N6?= =?utf-8?B?VVFLTkpscjVhd3pZaiswRjY4SVNWdmhMaE5uVXUyb3FlWVlReGlLSDNKSXE1?= =?utf-8?B?Y3dZZ3BkYTZoVmQ4aEVwaFY1MnlQYW5zRHFnYkppWkZBbERrckhqS2JtOXhi?= =?utf-8?B?eXgwQjdxTXM2Q1ZSYVAyTFNWMVBwZ3c4aEdSSzJVdGNwQWIzbENJazBBUkxu?= =?utf-8?B?cXBxb1oyOVpBc2tEQ1BjYVNQdytGczg1dmlqblJjUlAyVmNkSHZkZjBLQkti?= =?utf-8?B?ekIrcS8zblJ6WWxjT0lMNHFlTVRPeGp1MVJYSGJlKzFxY1ZJenZlSW85N2Rh?= =?utf-8?B?WWdRNkU3TURjZGlJS3FKUVdpN0tKcVBCVkQ1WjNIZWQzVnNMY2tKdVJkN2hn?= =?utf-8?B?RlcrZG4vT3A1cW05MmxOeXQ2TEcvWEVxUzZQTDYyRGx0bzJaTlJPazRVK051?= =?utf-8?B?aXpqS1FhWmtDT3ZjWUllbUVzbURPVGxWY01lTUZLT3ZRV2pBUkZsWlVlckN4?= =?utf-8?B?S25iQ0svQXV3aEptZFROZ3VuaUJkc1FDQWhCUmI2OSt5Zjc1QlQzRjF0VUJF?= =?utf-8?B?cXZ3YmxMd3hvYnhHRFVSZWhSVGhyYlZwdG9nWXJJbGtKdTlidUtvNmlDaFhV?= =?utf-8?B?N3dwa2grREZXTjRtNHdoUngxVjdpc0cwN2R5TWI3RXFQajkwNkEvYThIWVJM?= =?utf-8?B?NTlvWW1VOGtJNXRMd1docjU4WjlqZGQ0Ym1IdXdja2xaQ2FieGRHSENiWDhL?= =?utf-8?B?ZkVJUTRXYzhEOTZVaituYUhZNFNxZndxY0o3ei8zOGN6UWxYS2RSVmpjRlhD?= =?utf-8?B?YzBFeWJPaWx5aWc0UGVFcVZIVDJvVHZLQzNZVE16SkFDYmpSRmZXMjNaK2RI?= =?utf-8?B?TkRXNGEzc3JyM3hSSXpLOVU1T08rTzNtbmdUSWNKZUhCR1NMVGRHVGhsVWRq?= =?utf-8?B?MVM5Z2JlaTNsTFVjMHNHalpOV2s2clRxblN4b1diVS9wcC9DN1JlQmZnNC9Q?= =?utf-8?B?MGtqOEtrd0E1aU9OVkR1L1RGK2ZoRzZzajBtSFZiVXZWa2d2elBUbHc1VTJa?= =?utf-8?B?cnR4eHBaNm9qVlZrSjVtcHppWHBJaTl6OUl2UkFtbHJORHpHMHFyZnJlNlVK?= =?utf-8?B?ei9VSFNkWERESjJuMTRhM1VrZzFGSEs1MkF2aTA4Nm9oTHRXT0J6OUhVWEFt?= =?utf-8?B?VC9JZmQ5YjlrOUx4MC9iOS9NbWp0T1lrSEdFN292QjhkeG9JWVYxa2cva24y?= =?utf-8?B?NlVyS0RTSEpxWERaOG0xSzU2K3hKUlVsNTBrQkpobVRpcys2amdvbzBDSDZZ?= =?utf-8?B?RnVydVBXendtQVBieUlrZ3lUUzhQZVJnVWtwbTY1elR0Nm42Tm81VGlWSGNs?= =?utf-8?B?TnptdG50d3RiMG5CTURDQVNVNGxPL0gwbEdVc2wwMU01WWh0RHZjTDcwSzVn?= =?utf-8?B?VExRZjhUbDgxUVV3RzV6Y1ZXYUJTSGkzdWlvL1RSK0EvMGRmQWs3bytERk9P?= =?utf-8?B?Slh2c0pyRy94Q0tQZmRrMWlZY1NYMkROd2hhQUJhMUNpZnZFODNkRE1aNXE1?= =?utf-8?B?U2hlanpDbE4wY3ZiNTRaWmZNdHV5WXQxTjhybUNZd1pzMUtnVzhzV0g1eUpi?= =?utf-8?B?VnhCSUdvOTBySzB0SkxPZHcyTUFEb1RMWHJIbDVzbFR3TUk0ekZxaHVNbVNh?= =?utf-8?B?bXBMSTF2MUhVQkJDUUJwejZUTWJaMWRmelhvVktNdmRnK0hrZ3lhV2JZWllI?= =?utf-8?B?WnI1WXFGbjBVeWZMU3c5ZXBCODhEYUlGRUhyQkJBZ1h0eFRHL3B6UEJiUGFa?= =?utf-8?B?OUVnTVBPMFpVa2RicFhyV2RDSnZ3MllObkYvVy9PRHRnZDk5U1pvYWRwVjB1?= =?utf-8?B?dnRPR3JWKzNMaGNSV0Rlb0R2V1FHZ2ZBOXhyV29yY2twb3dKWUlpNyt4bnor?= =?utf-8?B?VkE9PQ==?= X-MS-Exchange-CrossTenant-Network-Message-Id: f4187532-6411-4fcf-6a17-08dc57fee75b X-MS-Exchange-CrossTenant-AuthSource: MW4PR11MB7056.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Apr 2024 19:05:49.7254 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: YKBpUJ2mxYlBqa3MfMNtKW/Fgi0dVY9jSU8josEOSYGBLVNyTCfDaEVagqWSx/Yp/my3eD74ReLrC8HwaYXTTn3y5blUtg3C13RJhO1M09E= X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA3PR11MB7415 X-OriginatorOrg: intel.com X-BeenThere: intel-xe@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Intel Xe graphics driver List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: intel-xe-bounces@lists.freedesktop.org Sender: "Intel-xe" --------------cHi7wdpHkdBGFal1VpuxS9i0 Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit On 08-04-2024 22:35, Balasubramani Vivekanandan wrote: > From: Matt Roper > > Discrete Xe2 platforms require programming of one additional row of PAT > settings which controls the access characteristics for PPGTT and LMTT > page tables. Integrated GPUs do not need this programming and will > leave the register at its hardware default value. > > Bspec: 71582 > Signed-off-by: Matt Roper > Signed-off-by: Balasubramani Vivekanandan > --- > drivers/gpu/drm/xe/xe_pat.c | 7 +++++++ > 1 file changed, 7 insertions(+) > > diff --git a/drivers/gpu/drm/xe/xe_pat.c b/drivers/gpu/drm/xe/xe_pat.c > index 66d8e3dd8237..13812042177d 100644 > --- a/drivers/gpu/drm/xe/xe_pat.c > +++ b/drivers/gpu/drm/xe/xe_pat.c > @@ -142,6 +142,7 @@ static const struct xe_pat_table_entry xe2_pat_table[] = { > > /* Special PAT values programmed outside the main table */ > static const struct xe_pat_table_entry xe2_pat_ats = XE2_PAT( 0, 0, 0, 0, 3, 3 ); > +static const struct xe_pat_table_entry xe2_pat_pta = XE2_PAT( 0, 0, 0, 0, 3, 0 ); LGTM. Reviewed-by: Himal Prasad Ghimiray > > u16 xe_pat_index_get_coh_mode(struct xe_device *xe, u16 pat_index) > { > @@ -302,6 +303,9 @@ static void xe2lpg_program_pat(struct xe_gt *gt, const struct xe_pat_table_entry > { > program_pat_mcr(gt, table, n_entries); > xe_gt_mcr_multicast_write(gt, XE_REG_MCR(_PAT_ATS), xe2_pat_ats.value); > + > + if (IS_DGFX(gt_to_xe(gt))) > + xe_gt_mcr_multicast_write(gt, XE_REG_MCR(_PAT_PTA), xe2_pat_pta.value); > } > > static void xe2lpm_program_pat(struct xe_gt *gt, const struct xe_pat_table_entry table[], > @@ -309,6 +313,9 @@ static void xe2lpm_program_pat(struct xe_gt *gt, const struct xe_pat_table_entry > { > program_pat(gt, table, n_entries); > xe_mmio_write32(gt, XE_REG(_PAT_ATS), xe2_pat_ats.value); > + > + if (IS_DGFX(gt_to_xe(gt))) > + xe_mmio_write32(gt, XE_REG(_PAT_PTA), xe2_pat_pta.value); > } > > static void xe2_dump(struct xe_gt *gt, struct drm_printer *p) --------------cHi7wdpHkdBGFal1VpuxS9i0 Content-Type: text/html; charset="UTF-8" Content-Transfer-Encoding: 7bit


On 08-04-2024 22:35, Balasubramani Vivekanandan wrote:
From: Matt Roper <matthew.d.roper@intel.com>

Discrete Xe2 platforms require programming of one additional row of PAT
settings which controls the access characteristics for PPGTT and LMTT
page tables.  Integrated GPUs do not need this programming and will
leave the register at its hardware default value.

Bspec:  71582
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Signed-off-by: Balasubramani Vivekanandan <balasubramani.vivekanandan@intel.com>
---
 drivers/gpu/drm/xe/xe_pat.c | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/drivers/gpu/drm/xe/xe_pat.c b/drivers/gpu/drm/xe/xe_pat.c
index 66d8e3dd8237..13812042177d 100644
--- a/drivers/gpu/drm/xe/xe_pat.c
+++ b/drivers/gpu/drm/xe/xe_pat.c
@@ -142,6 +142,7 @@ static const struct xe_pat_table_entry xe2_pat_table[] = {
 
 /* Special PAT values programmed outside the main table */
 static const struct xe_pat_table_entry xe2_pat_ats = XE2_PAT( 0, 0, 0, 0, 3, 3 );
+static const struct xe_pat_table_entry xe2_pat_pta = XE2_PAT( 0, 0, 0, 0, 3, 0 );

LGTM.

Reviewed-by: Himal Prasad Ghimiray <himal.prasad.ghimiray@intel.com>

 
 u16 xe_pat_index_get_coh_mode(struct xe_device *xe, u16 pat_index)
 {
@@ -302,6 +303,9 @@ static void xe2lpg_program_pat(struct xe_gt *gt, const struct xe_pat_table_entry
 {
 	program_pat_mcr(gt, table, n_entries);
 	xe_gt_mcr_multicast_write(gt, XE_REG_MCR(_PAT_ATS), xe2_pat_ats.value);
+
+	if (IS_DGFX(gt_to_xe(gt)))
+		xe_gt_mcr_multicast_write(gt, XE_REG_MCR(_PAT_PTA), xe2_pat_pta.value);
 }
 
 static void xe2lpm_program_pat(struct xe_gt *gt, const struct xe_pat_table_entry table[],
@@ -309,6 +313,9 @@ static void xe2lpm_program_pat(struct xe_gt *gt, const struct xe_pat_table_entry
 {
 	program_pat(gt, table, n_entries);
 	xe_mmio_write32(gt, XE_REG(_PAT_ATS), xe2_pat_ats.value);
+
+	if (IS_DGFX(gt_to_xe(gt)))
+		xe_mmio_write32(gt, XE_REG(_PAT_PTA), xe2_pat_pta.value);
 }
 
 static void xe2_dump(struct xe_gt *gt, struct drm_printer *p)
--------------cHi7wdpHkdBGFal1VpuxS9i0--