* [Intel-gfx] [PATCH 1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping()
@ 2019-12-19 11:21 Abdiel Janulgue
2019-12-19 11:21 ` [Intel-gfx] [PATCH 2/3] drm/i915: Add lmem fault handler Abdiel Janulgue
` (6 more replies)
0 siblings, 7 replies; 8+ messages in thread
From: Abdiel Janulgue @ 2019-12-19 11:21 UTC (permalink / raw
To: intel-gfx
Provide a way to set the PTE of the physical address of kernel memory in
addition to just incrementing the pfn for a page range.
Signed-off-by: Abdiel Janulgue <abdiel.janulgue@linux.intel.com>
Cc: Chris Wilson <chris@chris-wilson.co.uk>
---
drivers/gpu/drm/i915/gem/i915_gem_mman.c | 1 +
drivers/gpu/drm/i915/i915_drv.h | 4 +++-
drivers/gpu/drm/i915/i915_mm.c | 17 ++++++++++++++---
3 files changed, 18 insertions(+), 4 deletions(-)
diff --git a/drivers/gpu/drm/i915/gem/i915_gem_mman.c b/drivers/gpu/drm/i915/gem/i915_gem_mman.c
index 879fff8adc48..aa5d6623d86c 100644
--- a/drivers/gpu/drm/i915/gem/i915_gem_mman.c
+++ b/drivers/gpu/drm/i915/gem/i915_gem_mman.c
@@ -360,6 +360,7 @@ static vm_fault_t vm_fault_gtt(struct vm_fault *vmf)
area->vm_start + (vma->ggtt_view.partial.offset << PAGE_SHIFT),
(ggtt->gmadr.start + vma->node.start) >> PAGE_SHIFT,
min_t(u64, vma->size, area->vm_end - area->vm_start),
+ NULL,
&ggtt->iomap);
if (ret)
goto err_fence;
diff --git a/drivers/gpu/drm/i915/i915_drv.h b/drivers/gpu/drm/i915/i915_drv.h
index 0781b6326b8c..5ee0fe4d492b 100644
--- a/drivers/gpu/drm/i915/i915_drv.h
+++ b/drivers/gpu/drm/i915/i915_drv.h
@@ -2015,9 +2015,11 @@ int i915_reg_read_ioctl(struct drm_device *dev, void *data,
intel_de_wait_for_register((dev_priv_), (reg_), (mask_), 0, (timeout_))
/* i915_mm.c */
+typedef unsigned long (*io_pfn_t)(struct drm_i915_gem_object *obj,
+ unsigned long n);
int remap_io_mapping(struct vm_area_struct *vma,
unsigned long addr, unsigned long pfn, unsigned long size,
- struct io_mapping *iomap);
+ io_pfn_t fn, struct io_mapping *iomap);
static inline int intel_hws_csb_write_index(struct drm_i915_private *i915)
{
diff --git a/drivers/gpu/drm/i915/i915_mm.c b/drivers/gpu/drm/i915/i915_mm.c
index 318562ce64c0..86a73444bed4 100644
--- a/drivers/gpu/drm/i915/i915_mm.c
+++ b/drivers/gpu/drm/i915/i915_mm.c
@@ -32,7 +32,11 @@
struct remap_pfn {
struct mm_struct *mm;
unsigned long pfn;
+ unsigned long start_pfn;
pgprot_t prot;
+
+ io_pfn_t fn;
+ struct drm_i915_gem_object *obj;
};
static int remap_pfn(pte_t *pte, unsigned long addr, void *data)
@@ -41,7 +45,10 @@ static int remap_pfn(pte_t *pte, unsigned long addr, void *data)
/* Special PTE are not associated with any struct page */
set_pte_at(r->mm, addr, pte, pte_mkspecial(pfn_pte(r->pfn, r->prot)));
- r->pfn++;
+ if (r->fn)
+ r->pfn = r->fn(r->obj, r->start_pfn++);
+ else
+ r->pfn++;
return 0;
}
@@ -52,15 +59,17 @@ static int remap_pfn(pte_t *pte, unsigned long addr, void *data)
* @addr: target user address to start at
* @pfn: physical address of kernel memory
* @size: size of map area
+ * @fn: if provided, the function translates each increment of @pfn to io pfn
* @iomap: the source io_mapping
*
* Note: this is only safe if the mm semaphore is held when called.
*/
int remap_io_mapping(struct vm_area_struct *vma,
unsigned long addr, unsigned long pfn, unsigned long size,
- struct io_mapping *iomap)
+ io_pfn_t fn, struct io_mapping *iomap)
{
- struct remap_pfn r;
+ struct remap_pfn r = { 0 };
+ struct i915_mmap_offset *priv = vma->vm_private_data;
int err;
#define EXPECTED_FLAGS (VM_PFNMAP | VM_DONTEXPAND | VM_DONTDUMP)
@@ -69,6 +78,8 @@ int remap_io_mapping(struct vm_area_struct *vma,
/* We rely on prevalidation of the io-mapping to skip track_pfn(). */
r.mm = vma->vm_mm;
r.pfn = pfn;
+ r.fn = fn;
+ r.obj = priv->obj;
r.prot = __pgprot((pgprot_val(iomap->prot) & _PAGE_CACHE_MASK) |
(pgprot_val(vma->vm_page_prot) & ~_PAGE_CACHE_MASK));
--
2.17.1
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 8+ messages in thread
* [Intel-gfx] [PATCH 2/3] drm/i915: Add lmem fault handler
2019-12-19 11:21 [Intel-gfx] [PATCH 1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping() Abdiel Janulgue
@ 2019-12-19 11:21 ` Abdiel Janulgue
2019-12-19 11:21 ` [Intel-gfx] [PATCH 3/3] drm/i915/selftests: Add selftest for memory region PF handling Abdiel Janulgue
` (5 subsequent siblings)
6 siblings, 0 replies; 8+ messages in thread
From: Abdiel Janulgue @ 2019-12-19 11:21 UTC (permalink / raw
To: intel-gfx; +Cc: Matthew Auld
Fault handler to handle missing pages for lmem objects.
v5: Use new remap_io_mapping interface for noncontiguous fault handling
Signed-off-by: Abdiel Janulgue <abdiel.janulgue@linux.intel.com>
Signed-off-by: Matthew Auld <matthew.auld@intel.com>
Cc: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
---
drivers/gpu/drm/i915/gem/i915_gem_lmem.c | 13 ++++++
drivers/gpu/drm/i915/gem/i915_gem_lmem.h | 4 ++
drivers/gpu/drm/i915/gem/i915_gem_mman.c | 56 ++++++++++++++++++++++--
3 files changed, 69 insertions(+), 4 deletions(-)
diff --git a/drivers/gpu/drm/i915/gem/i915_gem_lmem.c b/drivers/gpu/drm/i915/gem/i915_gem_lmem.c
index 520cc9cac471..e8326d8b66f7 100644
--- a/drivers/gpu/drm/i915/gem/i915_gem_lmem.c
+++ b/drivers/gpu/drm/i915/gem/i915_gem_lmem.c
@@ -6,6 +6,7 @@
#include "intel_memory_region.h"
#include "gem/i915_gem_region.h"
#include "gem/i915_gem_lmem.h"
+#include "gem/i915_gem_mman.h"
#include "i915_drv.h"
const struct drm_i915_gem_object_ops i915_gem_lmem_obj_ops = {
@@ -56,6 +57,18 @@ i915_gem_object_lmem_io_map(struct drm_i915_gem_object *obj,
return io_mapping_map_wc(&obj->mm.region->iomap, offset, size);
}
+unsigned long i915_gem_object_lmem_io_pfn(struct drm_i915_gem_object *obj,
+ unsigned long n)
+{
+ struct intel_memory_region *mem = obj->mm.region;
+ resource_size_t offset;
+
+ offset = i915_gem_object_get_dma_address(obj, n);
+ offset -= mem->region.start;
+
+ return (mem->io_start + offset) >> PAGE_SHIFT;
+}
+
bool i915_gem_object_is_lmem(struct drm_i915_gem_object *obj)
{
return obj->ops == &i915_gem_lmem_obj_ops;
diff --git a/drivers/gpu/drm/i915/gem/i915_gem_lmem.h b/drivers/gpu/drm/i915/gem/i915_gem_lmem.h
index 7c176b8b7d2f..4d5fca1a3e0e 100644
--- a/drivers/gpu/drm/i915/gem/i915_gem_lmem.h
+++ b/drivers/gpu/drm/i915/gem/i915_gem_lmem.h
@@ -7,6 +7,7 @@
#define __I915_GEM_LMEM_H
#include <linux/types.h>
+#include <linux/mman.h>
struct drm_i915_private;
struct drm_i915_gem_object;
@@ -22,6 +23,9 @@ void __iomem *
i915_gem_object_lmem_io_map_page_atomic(struct drm_i915_gem_object *obj,
unsigned long n);
+unsigned long i915_gem_object_lmem_io_pfn(struct drm_i915_gem_object *obj,
+ unsigned long n);
+
bool i915_gem_object_is_lmem(struct drm_i915_gem_object *obj);
struct drm_i915_gem_object *
diff --git a/drivers/gpu/drm/i915/gem/i915_gem_mman.c b/drivers/gpu/drm/i915/gem/i915_gem_mman.c
index aa5d6623d86c..3ba10f17361b 100644
--- a/drivers/gpu/drm/i915/gem/i915_gem_mman.c
+++ b/drivers/gpu/drm/i915/gem/i915_gem_mman.c
@@ -11,6 +11,7 @@
#include "gt/intel_gt.h"
#include "gt/intel_gt_requests.h"
+#include "i915_gem_lmem.h"
#include "i915_drv.h"
#include "i915_gem_gtt.h"
#include "i915_gem_ioctls.h"
@@ -216,6 +217,7 @@ static vm_fault_t i915_error_to_vmf_fault(int err)
case -ENOSPC: /* shmemfs allocation failure */
case -ENOMEM: /* our allocation failure */
+ case -ENXIO:
return VM_FAULT_OOM;
case 0:
@@ -274,6 +276,32 @@ static vm_fault_t vm_fault_cpu(struct vm_fault *vmf)
return ret;
}
+vm_fault_t vm_fault_iomem(struct vm_fault *vmf)
+{
+ struct vm_area_struct *area = vmf->vma;
+ struct i915_mmap_offset *priv = area->vm_private_data;
+ struct drm_i915_gem_object *obj = priv->obj;
+ struct intel_memory_region *mem = obj->mm.region;
+ unsigned long size = area->vm_end - area->vm_start;
+ bool write = area->vm_flags & VM_WRITE;
+ int ret;
+
+ /* Sanity check that we allow writing into this object */
+ if (i915_gem_object_is_readonly(obj) && write)
+ return VM_FAULT_SIGBUS;
+
+ ret = i915_gem_object_pin_pages(obj);
+ if (ret)
+ return i915_error_to_vmf_fault(ret);
+
+ ret = remap_io_mapping(area, area->vm_start,
+ i915_gem_object_lmem_io_pfn(obj, 0), size,
+ i915_gem_object_lmem_io_pfn, &mem->iomap);
+ i915_gem_object_unpin_pages(obj);
+
+ return i915_error_to_vmf_fault(ret);
+}
+
static vm_fault_t vm_fault_gtt(struct vm_fault *vmf)
{
#define MIN_CHUNK_PAGES (SZ_1M >> PAGE_SHIFT)
@@ -561,7 +589,8 @@ __assign_mmap_offset(struct drm_file *file,
}
if (mmap_type != I915_MMAP_TYPE_GTT &&
- !i915_gem_object_has_struct_page(obj)) {
+ !i915_gem_object_type_has(obj, I915_GEM_OBJECT_HAS_STRUCT_PAGE |
+ I915_GEM_OBJECT_HAS_IOMEM)) {
err = -ENODEV;
goto out;
}
@@ -695,6 +724,25 @@ static const struct vm_operations_struct vm_ops_cpu = {
.close = vm_close,
};
+static const struct vm_operations_struct vm_ops_iomem = {
+ .fault = vm_fault_iomem,
+ .open = vm_open,
+ .close = vm_close,
+};
+
+static const struct vm_operations_struct *
+get_vm_cpu_ops(struct drm_i915_gem_object *obj)
+{
+ if (i915_gem_object_type_has(obj, I915_GEM_OBJECT_HAS_STRUCT_PAGE))
+ return &vm_ops_cpu;
+
+ if (i915_gem_object_type_has(obj, I915_GEM_OBJECT_HAS_IOMEM))
+ return &vm_ops_iomem;
+
+ GEM_BUG_ON("unknown object type");
+ return NULL;
+}
+
/*
* This overcomes the limitation in drm_gem_mmap's assignment of a
* drm_gem_object as the vma->vm_private_data. Since we need to
@@ -763,18 +811,18 @@ int i915_gem_mmap(struct file *filp, struct vm_area_struct *vma)
case I915_MMAP_TYPE_WC:
vma->vm_page_prot =
pgprot_writecombine(vm_get_page_prot(vma->vm_flags));
- vma->vm_ops = &vm_ops_cpu;
+ vma->vm_ops = get_vm_cpu_ops(to_intel_bo(obj));
break;
case I915_MMAP_TYPE_WB:
vma->vm_page_prot = vm_get_page_prot(vma->vm_flags);
- vma->vm_ops = &vm_ops_cpu;
+ vma->vm_ops = get_vm_cpu_ops(to_intel_bo(obj));
break;
case I915_MMAP_TYPE_UC:
vma->vm_page_prot =
pgprot_noncached(vm_get_page_prot(vma->vm_flags));
- vma->vm_ops = &vm_ops_cpu;
+ vma->vm_ops = get_vm_cpu_ops(to_intel_bo(obj));
break;
case I915_MMAP_TYPE_GTT:
--
2.17.1
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 8+ messages in thread
* [Intel-gfx] [PATCH 3/3] drm/i915/selftests: Add selftest for memory region PF handling
2019-12-19 11:21 [Intel-gfx] [PATCH 1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping() Abdiel Janulgue
2019-12-19 11:21 ` [Intel-gfx] [PATCH 2/3] drm/i915: Add lmem fault handler Abdiel Janulgue
@ 2019-12-19 11:21 ` Abdiel Janulgue
2019-12-19 11:24 ` [Intel-gfx] [PATCH 1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping() Chris Wilson
` (4 subsequent siblings)
6 siblings, 0 replies; 8+ messages in thread
From: Abdiel Janulgue @ 2019-12-19 11:21 UTC (permalink / raw
To: intel-gfx; +Cc: Matthew Auld
Instead of testing individually our new fault handlers, iterate over all
memory regions and test all from one interface.
Signed-off-by: Abdiel Janulgue <abdiel.janulgue@linux.intel.com>
Cc: Matthew Auld <matthew.auld@intel.com>
Cc: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
---
.../drm/i915/gem/selftests/i915_gem_mman.c | 233 ++++++++++++------
1 file changed, 160 insertions(+), 73 deletions(-)
diff --git a/drivers/gpu/drm/i915/gem/selftests/i915_gem_mman.c b/drivers/gpu/drm/i915/gem/selftests/i915_gem_mman.c
index 591435c5f368..8c32888e31ed 100644
--- a/drivers/gpu/drm/i915/gem/selftests/i915_gem_mman.c
+++ b/drivers/gpu/drm/i915/gem/selftests/i915_gem_mman.c
@@ -9,6 +9,8 @@
#include "gt/intel_engine_pm.h"
#include "gt/intel_gt.h"
#include "gt/intel_gt_pm.h"
+#include "gem/i915_gem_lmem.h"
+#include "gem/i915_gem_region.h"
#include "huge_gem_object.h"
#include "i915_selftest.h"
#include "selftests/i915_random.h"
@@ -725,44 +727,93 @@ static int igt_mmap_offset_exhaustion(void *arg)
goto out;
}
+typedef int (*obj_set_fn_t)(struct drm_i915_gem_object *obj, bool init);
+
+static int gtt_obj_set(struct drm_i915_gem_object *obj, bool init)
+{
+ u32 __iomem *map;
+ struct i915_vma *vma;
+ int err = 0;
+
+ i915_gem_object_lock(obj);
+ err = i915_gem_object_set_to_gtt_domain(obj, true);
+ i915_gem_object_unlock(obj);
+ if (err)
+ return err;
+
+ vma = i915_gem_object_ggtt_pin(obj, NULL, 0, 0, PIN_MAPPABLE);
+ if (IS_ERR(vma))
+ return PTR_ERR(vma);
+
+ intel_gt_pm_get(vma->vm->gt);
+ map = i915_vma_pin_iomap(vma);
+ i915_vma_unpin(vma);
+ if (IS_ERR(map)) {
+ err = PTR_ERR(map);
+ goto out;
+ }
+
+ if (init) {
+ memset_io(map, POISON_INUSE, PAGE_SIZE);
+ } else {
+ if (memchr_inv(map, POISON_FREE, PAGE_SIZE)) {
+ pr_err("Write via mmap did not land in backing store\n");
+ err = -EINVAL;
+ }
+ }
+ i915_vma_unpin_iomap(vma);
+
+out:
+ intel_gt_pm_put(vma->vm->gt);
+ return err;
+}
+
+static int cpu_obj_set(struct drm_i915_gem_object *obj, bool init)
+{
+ int err = 0;
+ void *vaddr = i915_gem_object_pin_map(obj, i915_gem_object_is_lmem(obj) ?
+ I915_MAP_WC : I915_MAP_WB);
+ if (IS_ERR(vaddr))
+ return PTR_ERR(vaddr);
+
+ if (init) {
+ memset(vaddr, POISON_INUSE, PAGE_SIZE);
+ i915_gem_object_flush_map(obj);
+ } else {
+ if (memchr_inv(vaddr, POISON_FREE, PAGE_SIZE)) {
+ pr_err("Write via mmap did not land in backing store\n");
+ err = -EINVAL;
+ }
+ }
+ i915_gem_object_unpin_map(obj);
+
+ return err;
+}
+
#define expand32(x) (((x) << 0) | ((x) << 8) | ((x) << 16) | ((x) << 24))
-static int igt_mmap(void *arg, enum i915_mmap_type type)
+static int igt_mmap(struct drm_i915_private *i915, struct drm_i915_gem_object *obj,
+ enum i915_mmap_type type, obj_set_fn_t obj_set_fn)
{
- struct drm_i915_private *i915 = arg;
- struct drm_i915_gem_object *obj;
struct i915_mmap_offset *mmo;
struct vm_area_struct *area;
unsigned long addr;
- void *vaddr;
- int err = 0, i;
+ int err = 0, out_err = 0, i;
- if (!i915_ggtt_has_aperture(&i915->ggtt))
+ if (!i915_ggtt_has_aperture(&i915->ggtt) &&
+ type == I915_MMAP_TYPE_GTT)
return 0;
- obj = i915_gem_object_create_internal(i915, PAGE_SIZE);
- if (IS_ERR(obj))
- return PTR_ERR(obj);
-
- vaddr = i915_gem_object_pin_map(obj, I915_MAP_WB);
- if (IS_ERR(vaddr)) {
- err = PTR_ERR(vaddr);
- goto out;
- }
- memset(vaddr, POISON_INUSE, PAGE_SIZE);
- i915_gem_object_flush_map(obj);
- i915_gem_object_unpin_map(obj);
+ err = obj_set_fn(obj, true);
+ if (err)
+ return err;
mmo = mmap_offset_attach(obj, type, NULL);
- if (IS_ERR(mmo)) {
- err = PTR_ERR(mmo);
- goto out;
- }
+ if (IS_ERR(mmo))
+ return PTR_ERR(mmo);
addr = igt_mmap_node(i915, &mmo->vma_node, 0, PROT_WRITE, MAP_SHARED);
- if (IS_ERR_VALUE(addr)) {
- err = addr;
- goto out;
- }
+ if (IS_ERR_VALUE(addr))
+ return addr;
pr_debug("igt_mmap() @ %lx\n", addr);
@@ -808,31 +859,50 @@ static int igt_mmap(void *arg, enum i915_mmap_type type)
out_unmap:
vm_munmap(addr, PAGE_SIZE);
+ out_err = obj_set_fn(obj, false);
+ if (out_err)
+ err = out_err;
- vaddr = i915_gem_object_pin_map(obj, I915_MAP_FORCE_WC);
- if (IS_ERR(vaddr)) {
- err = PTR_ERR(vaddr);
- goto out;
- }
- if (err == 0 && memchr_inv(vaddr, POISON_FREE, PAGE_SIZE)) {
- pr_err("Write via mmap did not land in backing store\n");
- err = -EINVAL;
- }
- i915_gem_object_unpin_map(obj);
-
-out:
- i915_gem_object_put(obj);
return err;
}
-static int igt_mmap_gtt(void *arg)
+static int igt_mmap_memory_regions(void *arg)
{
- return igt_mmap(arg, I915_MMAP_TYPE_GTT);
-}
+ struct drm_i915_private *i915 = arg;
+ int i, err = 0;
-static int igt_mmap_cpu(void *arg)
-{
- return igt_mmap(arg, I915_MMAP_TYPE_WC);
+ for (i = 0; i < ARRAY_SIZE(i915->mm.regions); i++) {
+ struct intel_memory_region *mem = i915->mm.regions[i];
+ struct drm_i915_gem_object *obj;
+
+ if (!mem)
+ continue;
+ obj = i915_gem_object_create_region(mem, PAGE_SIZE,
+ mem->type == INTEL_MEMORY_LOCAL ?
+ I915_BO_ALLOC_CONTIGUOUS : 0);
+ if (IS_ERR(obj)) {
+ err = PTR_ERR(obj);
+ if (err == -ENODEV) {
+ err = 0;
+ continue;
+ }
+ break;
+ }
+
+ if (!i915_gem_object_type_has(obj,
+ I915_GEM_OBJECT_HAS_STRUCT_PAGE |
+ I915_GEM_OBJECT_HAS_IOMEM))
+ err = igt_mmap(i915, obj, I915_MMAP_TYPE_GTT,
+ gtt_obj_set);
+ else
+ err = igt_mmap(i915, obj, I915_MMAP_TYPE_WC,
+ cpu_obj_set);
+ i915_gem_object_put(obj);
+ if (err)
+ break;
+ }
+
+ return err;
}
static int check_present_pte(pte_t *pte, unsigned long addr, void *data)
@@ -887,32 +957,24 @@ static int prefault_range(u64 start, u64 len)
return __get_user(c, end - 1);
}
-static int igt_mmap_revoke(void *arg, enum i915_mmap_type type)
+static int igt_mmap_revoke(struct drm_i915_private *i915, struct drm_i915_gem_object *obj,
+ enum i915_mmap_type type)
{
- struct drm_i915_private *i915 = arg;
- struct drm_i915_gem_object *obj;
struct i915_mmap_offset *mmo;
unsigned long addr;
int err;
- if (!i915_ggtt_has_aperture(&i915->ggtt))
+ if (!i915_ggtt_has_aperture(&i915->ggtt) &&
+ type == I915_MMAP_TYPE_GTT)
return 0;
- obj = i915_gem_object_create_internal(i915, SZ_4M);
- if (IS_ERR(obj))
- return PTR_ERR(obj);
-
mmo = mmap_offset_attach(obj, type, NULL);
- if (IS_ERR(mmo)) {
- err = PTR_ERR(mmo);
- goto out;
- }
+ if (IS_ERR(mmo))
+ return PTR_ERR(mmo);
addr = igt_mmap_node(i915, &mmo->vma_node, 0, PROT_WRITE, MAP_SHARED);
- if (IS_ERR_VALUE(addr)) {
- err = addr;
- goto out;
- }
+ if (IS_ERR_VALUE(addr))
+ return addr;
err = prefault_range(addr, obj->base.size);
if (err)
@@ -952,19 +1014,46 @@ static int igt_mmap_revoke(void *arg, enum i915_mmap_type type)
out_unmap:
vm_munmap(addr, obj->base.size);
-out:
- i915_gem_object_put(obj);
+
return err;
}
-static int igt_mmap_gtt_revoke(void *arg)
+static int igt_mmap_memory_regions_revoke(void *arg)
{
- return igt_mmap_revoke(arg, I915_MMAP_TYPE_GTT);
-}
+ struct drm_i915_private *i915 = arg;
+ int i, err = 0;
-static int igt_mmap_cpu_revoke(void *arg)
-{
- return igt_mmap_revoke(arg, I915_MMAP_TYPE_WC);
+ for (i = 0; i < ARRAY_SIZE(i915->mm.regions); i++) {
+ struct intel_memory_region *mem = i915->mm.regions[i];
+ struct drm_i915_gem_object *obj;
+
+ if (!mem)
+ continue;
+ obj = i915_gem_object_create_region(mem, PAGE_SIZE,
+ mem->type == INTEL_MEMORY_LOCAL ?
+ I915_BO_ALLOC_CONTIGUOUS : 0);
+ if (IS_ERR(obj)) {
+ err = PTR_ERR(obj);
+ if (err == -ENODEV) {
+ err = 0;
+ continue;
+ }
+ break;
+ }
+
+ if (!i915_gem_object_type_has(obj,
+ I915_GEM_OBJECT_HAS_STRUCT_PAGE |
+ I915_GEM_OBJECT_HAS_IOMEM))
+ err = igt_mmap_revoke(i915, obj, I915_MMAP_TYPE_GTT);
+ else
+ err = igt_mmap_revoke(i915, obj, I915_MMAP_TYPE_WC);
+
+ i915_gem_object_put(obj);
+ if (err)
+ break;
+ }
+
+ return err;
}
int i915_gem_mman_live_selftests(struct drm_i915_private *i915)
@@ -973,10 +1062,8 @@ int i915_gem_mman_live_selftests(struct drm_i915_private *i915)
SUBTEST(igt_partial_tiling),
SUBTEST(igt_smoke_tiling),
SUBTEST(igt_mmap_offset_exhaustion),
- SUBTEST(igt_mmap_gtt),
- SUBTEST(igt_mmap_cpu),
- SUBTEST(igt_mmap_gtt_revoke),
- SUBTEST(igt_mmap_cpu_revoke),
+ SUBTEST(igt_mmap_memory_regions),
+ SUBTEST(igt_mmap_memory_regions_revoke),
};
return i915_subtests(tests, i915);
--
2.17.1
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 8+ messages in thread
* Re: [Intel-gfx] [PATCH 1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping()
2019-12-19 11:21 [Intel-gfx] [PATCH 1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping() Abdiel Janulgue
2019-12-19 11:21 ` [Intel-gfx] [PATCH 2/3] drm/i915: Add lmem fault handler Abdiel Janulgue
2019-12-19 11:21 ` [Intel-gfx] [PATCH 3/3] drm/i915/selftests: Add selftest for memory region PF handling Abdiel Janulgue
@ 2019-12-19 11:24 ` Chris Wilson
2019-12-19 15:31 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] " Patchwork
` (3 subsequent siblings)
6 siblings, 0 replies; 8+ messages in thread
From: Chris Wilson @ 2019-12-19 11:24 UTC (permalink / raw
To: Abdiel Janulgue, intel-gfx
Quoting Abdiel Janulgue (2019-12-19 11:21:20)
> Provide a way to set the PTE of the physical address of kernel memory in
> addition to just incrementing the pfn for a page range.
>
> Signed-off-by: Abdiel Janulgue <abdiel.janulgue@linux.intel.com>
> Cc: Chris Wilson <chris@chris-wilson.co.uk>
> ---
> drivers/gpu/drm/i915/gem/i915_gem_mman.c | 1 +
> drivers/gpu/drm/i915/i915_drv.h | 4 +++-
> drivers/gpu/drm/i915/i915_mm.c | 17 ++++++++++++++---
> 3 files changed, 18 insertions(+), 4 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/gem/i915_gem_mman.c b/drivers/gpu/drm/i915/gem/i915_gem_mman.c
> index 879fff8adc48..aa5d6623d86c 100644
> --- a/drivers/gpu/drm/i915/gem/i915_gem_mman.c
> +++ b/drivers/gpu/drm/i915/gem/i915_gem_mman.c
> @@ -360,6 +360,7 @@ static vm_fault_t vm_fault_gtt(struct vm_fault *vmf)
> area->vm_start + (vma->ggtt_view.partial.offset << PAGE_SHIFT),
> (ggtt->gmadr.start + vma->node.start) >> PAGE_SHIFT,
> min_t(u64, vma->size, area->vm_end - area->vm_start),
> + NULL,
> &ggtt->iomap);
> if (ret)
> goto err_fence;
> diff --git a/drivers/gpu/drm/i915/i915_drv.h b/drivers/gpu/drm/i915/i915_drv.h
> index 0781b6326b8c..5ee0fe4d492b 100644
> --- a/drivers/gpu/drm/i915/i915_drv.h
> +++ b/drivers/gpu/drm/i915/i915_drv.h
> @@ -2015,9 +2015,11 @@ int i915_reg_read_ioctl(struct drm_device *dev, void *data,
> intel_de_wait_for_register((dev_priv_), (reg_), (mask_), 0, (timeout_))
>
> /* i915_mm.c */
> +typedef unsigned long (*io_pfn_t)(struct drm_i915_gem_object *obj,
> + unsigned long n);
> int remap_io_mapping(struct vm_area_struct *vma,
> unsigned long addr, unsigned long pfn, unsigned long size,
> - struct io_mapping *iomap);
> + io_pfn_t fn, struct io_mapping *iomap);
>
> static inline int intel_hws_csb_write_index(struct drm_i915_private *i915)
> {
> diff --git a/drivers/gpu/drm/i915/i915_mm.c b/drivers/gpu/drm/i915/i915_mm.c
> index 318562ce64c0..86a73444bed4 100644
> --- a/drivers/gpu/drm/i915/i915_mm.c
> +++ b/drivers/gpu/drm/i915/i915_mm.c
> @@ -32,7 +32,11 @@
> struct remap_pfn {
> struct mm_struct *mm;
> unsigned long pfn;
> + unsigned long start_pfn;
> pgprot_t prot;
> +
> + io_pfn_t fn;
> + struct drm_i915_gem_object *obj;
> };
>
> static int remap_pfn(pte_t *pte, unsigned long addr, void *data)
> @@ -41,7 +45,10 @@ static int remap_pfn(pte_t *pte, unsigned long addr, void *data)
>
> /* Special PTE are not associated with any struct page */
> set_pte_at(r->mm, addr, pte, pte_mkspecial(pfn_pte(r->pfn, r->prot)));
> - r->pfn++;
> + if (r->fn)
> + r->pfn = r->fn(r->obj, r->start_pfn++);
Just say no to a vfunc for every pte. retrampolines are not your friend.
I was anticipating a second remap_io_sg() that knew how to increment
onto the next sg at dma boundaries within this setter.
-Chris
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 8+ messages in thread
* [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping()
2019-12-19 11:21 [Intel-gfx] [PATCH 1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping() Abdiel Janulgue
` (2 preceding siblings ...)
2019-12-19 11:24 ` [Intel-gfx] [PATCH 1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping() Chris Wilson
@ 2019-12-19 15:31 ` Patchwork
2019-12-19 15:33 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
` (2 subsequent siblings)
6 siblings, 0 replies; 8+ messages in thread
From: Patchwork @ 2019-12-19 15:31 UTC (permalink / raw
To: Abdiel Janulgue; +Cc: intel-gfx
== Series Details ==
Series: series starting with [1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping()
URL : https://patchwork.freedesktop.org/series/71163/
State : warning
== Summary ==
$ dim checkpatch origin/drm-tip
7e731455025c drm/i915: allow prefaulting discontiguous objects in remap_io_mapping()
85dcfc745d2b drm/i915: Add lmem fault handler
-:136: WARNING:LEADING_SPACE: please, no spaces at the start of a line
#136: FILE: drivers/gpu/drm/i915/gem/i915_gem_mman.c:728:
+ .fault = vm_fault_iomem,$
-:137: WARNING:LEADING_SPACE: please, no spaces at the start of a line
#137: FILE: drivers/gpu/drm/i915/gem/i915_gem_mman.c:729:
+ .open = vm_open,$
-:138: WARNING:LEADING_SPACE: please, no spaces at the start of a line
#138: FILE: drivers/gpu/drm/i915/gem/i915_gem_mman.c:730:
+ .close = vm_close,$
total: 0 errors, 3 warnings, 0 checks, 142 lines checked
decca5029fdd drm/i915/selftests: Add selftest for memory region PF handling
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 8+ messages in thread
* [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping()
2019-12-19 11:21 [Intel-gfx] [PATCH 1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping() Abdiel Janulgue
` (3 preceding siblings ...)
2019-12-19 15:31 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] " Patchwork
@ 2019-12-19 15:33 ` Patchwork
2019-12-19 16:22 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2019-12-20 21:06 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
6 siblings, 0 replies; 8+ messages in thread
From: Patchwork @ 2019-12-19 15:33 UTC (permalink / raw
To: Abdiel Janulgue; +Cc: intel-gfx
== Series Details ==
Series: series starting with [1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping()
URL : https://patchwork.freedesktop.org/series/71163/
State : warning
== Summary ==
$ dim sparse origin/drm-tip
Sparse version: v0.6.0
Commit: drm/i915: allow prefaulting discontiguous objects in remap_io_mapping()
+drivers/gpu/drm/i915/i915_mm.c:71:32: warning: Using plain integer as NULL pointer
Commit: drm/i915: Add lmem fault handler
-
+drivers/gpu/drm/i915/gem/i915_gem_mman.c:279:12: warning: symbol 'vm_fault_iomem' was not declared. Should it be static?
Commit: drm/i915/selftests: Add selftest for memory region PF handling
+drivers/gpu/drm/i915/gem/selftests/i915_gem_mman.c:759:32: expected void const *s
+drivers/gpu/drm/i915/gem/selftests/i915_gem_mman.c:759:32: got unsigned int [noderef] [usertype] <asn:2> *[assigned] map
+drivers/gpu/drm/i915/gem/selftests/i915_gem_mman.c:759:32: warning: incorrect type in argument 1 (different address spaces)
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 8+ messages in thread
* [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping()
2019-12-19 11:21 [Intel-gfx] [PATCH 1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping() Abdiel Janulgue
` (4 preceding siblings ...)
2019-12-19 15:33 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
@ 2019-12-19 16:22 ` Patchwork
2019-12-20 21:06 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
6 siblings, 0 replies; 8+ messages in thread
From: Patchwork @ 2019-12-19 16:22 UTC (permalink / raw
To: Abdiel Janulgue; +Cc: intel-gfx
== Series Details ==
Series: series starting with [1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping()
URL : https://patchwork.freedesktop.org/series/71163/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_7607 -> Patchwork_15841
====================================================
Summary
-------
**SUCCESS**
No regressions found.
External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_15841/index.html
Known issues
------------
Here are the changes found in Patchwork_15841 that come from known issues:
### IGT changes ###
#### Issues hit ####
* igt@i915_module_load@reload-no-display:
- fi-skl-lmem: [PASS][1] -> [DMESG-WARN][2] ([i915#592])
[1]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7607/fi-skl-lmem/igt@i915_module_load@reload-no-display.html
[2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_15841/fi-skl-lmem/igt@i915_module_load@reload-no-display.html
* igt@i915_selftest@live_gem_contexts:
- fi-byt-j1900: [PASS][3] -> [INCOMPLETE][4] ([i915#45])
[3]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7607/fi-byt-j1900/igt@i915_selftest@live_gem_contexts.html
[4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_15841/fi-byt-j1900/igt@i915_selftest@live_gem_contexts.html
* igt@kms_chamelium@hdmi-hpd-fast:
- fi-kbl-7500u: [PASS][5] -> [FAIL][6] ([fdo#111096] / [i915#323])
[5]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7607/fi-kbl-7500u/igt@kms_chamelium@hdmi-hpd-fast.html
[6]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_15841/fi-kbl-7500u/igt@kms_chamelium@hdmi-hpd-fast.html
* igt@kms_frontbuffer_tracking@basic:
- fi-skl-6600u: [PASS][7] -> [INCOMPLETE][8] ([i915#435] / [i915#667])
[7]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7607/fi-skl-6600u/igt@kms_frontbuffer_tracking@basic.html
[8]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_15841/fi-skl-6600u/igt@kms_frontbuffer_tracking@basic.html
#### Possible fixes ####
* igt@gem_exec_suspend@basic-s3:
- {fi-tgl-u}: [INCOMPLETE][9] ([fdo#111736] / [i915#460]) -> [PASS][10]
[9]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7607/fi-tgl-u/igt@gem_exec_suspend@basic-s3.html
[10]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_15841/fi-tgl-u/igt@gem_exec_suspend@basic-s3.html
* igt@i915_module_load@reload-with-fault-injection:
- fi-kbl-guc: [INCOMPLETE][11] ([i915#671]) -> [PASS][12]
[11]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7607/fi-kbl-guc/igt@i915_module_load@reload-with-fault-injection.html
[12]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_15841/fi-kbl-guc/igt@i915_module_load@reload-with-fault-injection.html
* igt@i915_selftest@live_gem_contexts:
- fi-hsw-peppy: [INCOMPLETE][13] ([i915#694]) -> [PASS][14]
[13]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7607/fi-hsw-peppy/igt@i915_selftest@live_gem_contexts.html
[14]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_15841/fi-hsw-peppy/igt@i915_selftest@live_gem_contexts.html
* igt@kms_frontbuffer_tracking@basic:
- fi-hsw-peppy: [DMESG-WARN][15] ([i915#44]) -> [PASS][16]
[15]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7607/fi-hsw-peppy/igt@kms_frontbuffer_tracking@basic.html
[16]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_15841/fi-hsw-peppy/igt@kms_frontbuffer_tracking@basic.html
#### Warnings ####
* igt@i915_selftest@live_blt:
- fi-ivb-3770: [DMESG-FAIL][17] ([i915#725]) -> [DMESG-FAIL][18] ([i915#770])
[17]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7607/fi-ivb-3770/igt@i915_selftest@live_blt.html
[18]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_15841/fi-ivb-3770/igt@i915_selftest@live_blt.html
- fi-hsw-4770: [DMESG-FAIL][19] ([i915#725]) -> [DMESG-FAIL][20] ([i915#563])
[19]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7607/fi-hsw-4770/igt@i915_selftest@live_blt.html
[20]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_15841/fi-hsw-4770/igt@i915_selftest@live_blt.html
* igt@kms_cursor_legacy@basic-busy-flip-before-cursor-legacy:
- fi-kbl-x1275: [DMESG-WARN][21] ([i915#62] / [i915#92]) -> [DMESG-WARN][22] ([i915#62] / [i915#92] / [i915#95]) +6 similar issues
[21]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7607/fi-kbl-x1275/igt@kms_cursor_legacy@basic-busy-flip-before-cursor-legacy.html
[22]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_15841/fi-kbl-x1275/igt@kms_cursor_legacy@basic-busy-flip-before-cursor-legacy.html
* igt@kms_pipe_crc_basic@read-crc-pipe-a:
- fi-kbl-x1275: [DMESG-WARN][23] ([i915#62] / [i915#92] / [i915#95]) -> [DMESG-WARN][24] ([i915#62] / [i915#92]) +3 similar issues
[23]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7607/fi-kbl-x1275/igt@kms_pipe_crc_basic@read-crc-pipe-a.html
[24]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_15841/fi-kbl-x1275/igt@kms_pipe_crc_basic@read-crc-pipe-a.html
{name}: This element is suppressed. This means it is ignored when computing
the status of the difference (SUCCESS, WARNING, or FAILURE).
[fdo#111096]: https://bugs.freedesktop.org/show_bug.cgi?id=111096
[fdo#111736]: https://bugs.freedesktop.org/show_bug.cgi?id=111736
[i915#323]: https://gitlab.freedesktop.org/drm/intel/issues/323
[i915#435]: https://gitlab.freedesktop.org/drm/intel/issues/435
[i915#44]: https://gitlab.freedesktop.org/drm/intel/issues/44
[i915#45]: https://gitlab.freedesktop.org/drm/intel/issues/45
[i915#460]: https://gitlab.freedesktop.org/drm/intel/issues/460
[i915#563]: https://gitlab.freedesktop.org/drm/intel/issues/563
[i915#592]: https://gitlab.freedesktop.org/drm/intel/issues/592
[i915#62]: https://gitlab.freedesktop.org/drm/intel/issues/62
[i915#667]: https://gitlab.freedesktop.org/drm/intel/issues/667
[i915#671]: https://gitlab.freedesktop.org/drm/intel/issues/671
[i915#694]: https://gitlab.freedesktop.org/drm/intel/issues/694
[i915#725]: https://gitlab.freedesktop.org/drm/intel/issues/725
[i915#770]: https://gitlab.freedesktop.org/drm/intel/issues/770
[i915#92]: https://gitlab.freedesktop.org/drm/intel/issues/92
[i915#95]: https://gitlab.freedesktop.org/drm/intel/issues/95
Participating hosts (49 -> 44)
------------------------------
Additional (1): fi-hsw-4770r
Missing (6): fi-ilk-m540 fi-hsw-4200u fi-byt-squawks fi-bsw-cyan fi-byt-clapper fi-bdw-samus
Build changes
-------------
* CI: CI-20190529 -> None
* Linux: CI_DRM_7607 -> Patchwork_15841
CI-20190529: 20190529
CI_DRM_7607: a5637870d1eaf736172c3444c02ebe5f7d2ad161 @ git://anongit.freedesktop.org/gfx-ci/linux
IGT_5351: e7fdcef72d1d6b3bb9f3003bbc37571959e6e8bb @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
Patchwork_15841: decca5029fdd728d100eedfbbc6e984236fc4309 @ git://anongit.freedesktop.org/gfx-ci/linux
== Linux commits ==
decca5029fdd drm/i915/selftests: Add selftest for memory region PF handling
85dcfc745d2b drm/i915: Add lmem fault handler
7e731455025c drm/i915: allow prefaulting discontiguous objects in remap_io_mapping()
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_15841/index.html
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 8+ messages in thread
* [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping()
2019-12-19 11:21 [Intel-gfx] [PATCH 1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping() Abdiel Janulgue
` (5 preceding siblings ...)
2019-12-19 16:22 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
@ 2019-12-20 21:06 ` Patchwork
6 siblings, 0 replies; 8+ messages in thread
From: Patchwork @ 2019-12-20 21:06 UTC (permalink / raw
To: Abdiel Janulgue; +Cc: intel-gfx
== Series Details ==
Series: series starting with [1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping()
URL : https://patchwork.freedesktop.org/series/71163/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_7607_full -> Patchwork_15841_full
====================================================
Summary
-------
**SUCCESS**
No regressions found.
New tests
---------
New tests have been introduced between CI_DRM_7607_full and Patchwork_15841_full:
### New Piglit tests (321) ###
* hiz@hiz-depth-read-fbo-d24-s8:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* hiz@hiz-depth-read-window-stencil1:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* spec@!opengl 1.1@depthstencil-default_fb-drawpixels-32f_24_8_rev samples=8:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@!opengl 1.1@teximage-colors gl_alpha:
- Statuses : 1 fail(s)
- Exec time: [0.29] s
* spec@!opengl 1.1@teximage-colors gl_alpha12:
- Statuses : 1 fail(s)
- Exec time: [0.32] s
* spec@!opengl 1.1@teximage-colors gl_alpha16:
- Statuses : 1 fail(s)
- Exec time: [0.35] s
* spec@!opengl 1.1@teximage-colors gl_alpha4:
- Statuses : 1 fail(s)
- Exec time: [0.33] s
* spec@!opengl 1.1@teximage-colors gl_alpha8:
- Statuses : 1 fail(s)
- Exec time: [0.31] s
* spec@!opengl 1.1@teximage-colors gl_luminance:
- Statuses : 1 fail(s)
- Exec time: [0.32] s
* spec@!opengl 1.1@teximage-colors gl_luminance12:
- Statuses : 1 fail(s)
- Exec time: [0.37] s
* spec@!opengl 1.1@teximage-colors gl_luminance12_alpha12:
- Statuses : 1 fail(s)
- Exec time: [0.34] s
* spec@!opengl 1.1@teximage-colors gl_luminance12_alpha4:
- Statuses : 1 fail(s)
- Exec time: [0.30] s
* spec@!opengl 1.1@teximage-colors gl_luminance16:
- Statuses : 1 fail(s)
- Exec time: [0.37] s
* spec@!opengl 1.1@teximage-colors gl_luminance16_alpha16:
- Statuses : 1 fail(s)
- Exec time: [0.31] s
* spec@!opengl 1.1@teximage-colors gl_luminance4:
- Statuses : 1 fail(s)
- Exec time: [0.31] s
* spec@!opengl 1.1@teximage-colors gl_luminance4_alpha4:
- Statuses : 1 fail(s)
- Exec time: [0.36] s
* spec@!opengl 1.1@teximage-colors gl_luminance6_alpha2:
- Statuses : 1 fail(s)
- Exec time: [0.33] s
* spec@!opengl 1.1@teximage-colors gl_luminance8:
- Statuses : 1 fail(s)
- Exec time: [0.33] s
* spec@!opengl 1.1@teximage-colors gl_luminance8_alpha8:
- Statuses : 1 fail(s)
- Exec time: [0.34] s
* spec@!opengl 1.1@teximage-colors gl_luminance_alpha:
- Statuses : 1 fail(s)
- Exec time: [0.33] s
* spec@!opengl 1.1@teximage-colors gl_r11f_g11f_b10f:
- Statuses : 1 fail(s)
- Exec time: [0.29] s
* spec@!opengl 1.1@teximage-colors gl_r16:
- Statuses : 1 fail(s)
- Exec time: [0.29] s
* spec@!opengl 1.1@teximage-colors gl_r16_snorm:
- Statuses : 1 fail(s)
- Exec time: [0.36] s
* spec@!opengl 1.1@teximage-colors gl_r16f:
- Statuses : 1 fail(s)
- Exec time: [0.30] s
* spec@!opengl 1.1@teximage-colors gl_r32f:
- Statuses : 1 fail(s)
- Exec time: [0.33] s
* spec@!opengl 1.1@teximage-colors gl_r3_g3_b2:
- Statuses : 1 fail(s)
- Exec time: [0.31] s
* spec@!opengl 1.1@teximage-colors gl_r8:
- Statuses : 1 fail(s)
- Exec time: [0.31] s
* spec@!opengl 1.1@teximage-colors gl_r8_snorm:
- Statuses : 1 fail(s)
- Exec time: [0.31] s
* spec@!opengl 1.1@teximage-colors gl_red:
- Statuses : 1 fail(s)
- Exec time: [0.33] s
* spec@!opengl 1.1@teximage-colors gl_rg:
- Statuses : 1 fail(s)
- Exec time: [0.34] s
* spec@!opengl 1.1@teximage-colors gl_rg16:
- Statuses : 1 fail(s)
- Exec time: [0.29] s
* spec@!opengl 1.1@teximage-colors gl_rg16_snorm:
- Statuses : 1 fail(s)
- Exec time: [0.28] s
* spec@!opengl 1.1@teximage-colors gl_rg16f:
- Statuses : 1 fail(s)
- Exec time: [0.27] s
* spec@!opengl 1.1@teximage-colors gl_rg32f:
- Statuses : 1 fail(s)
- Exec time: [0.31] s
* spec@!opengl 1.1@teximage-colors gl_rg8:
- Statuses : 1 fail(s)
- Exec time: [0.34] s
* spec@!opengl 1.1@teximage-colors gl_rg8_snorm:
- Statuses : 1 fail(s)
- Exec time: [0.29] s
* spec@!opengl 1.1@teximage-colors gl_rgb:
- Statuses : 1 fail(s)
- Exec time: [0.31] s
* spec@!opengl 1.1@teximage-colors gl_rgb10:
- Statuses : 1 fail(s)
- Exec time: [0.28] s
* spec@!opengl 1.1@teximage-colors gl_rgb10_a2:
- Statuses : 1 fail(s)
- Exec time: [0.30] s
* spec@!opengl 1.1@teximage-colors gl_rgb12:
- Statuses : 1 fail(s)
- Exec time: [0.30] s
* spec@!opengl 1.1@teximage-colors gl_rgb16:
- Statuses : 1 fail(s)
- Exec time: [0.33] s
* spec@!opengl 1.1@teximage-colors gl_rgb16_snorm:
- Statuses : 1 fail(s)
- Exec time: [0.33] s
* spec@!opengl 1.1@teximage-colors gl_rgb16f:
- Statuses : 1 fail(s)
- Exec time: [0.32] s
* spec@!opengl 1.1@teximage-colors gl_rgb32f:
- Statuses : 1 fail(s)
- Exec time: [0.35] s
* spec@!opengl 1.1@teximage-colors gl_rgb4:
- Statuses : 1 fail(s)
- Exec time: [0.32] s
* spec@!opengl 1.1@teximage-colors gl_rgb5:
- Statuses : 1 fail(s)
- Exec time: [0.29] s
* spec@!opengl 1.1@teximage-colors gl_rgb5_a1:
- Statuses : 1 fail(s)
- Exec time: [0.30] s
* spec@!opengl 1.1@teximage-colors gl_rgb8:
- Statuses : 1 fail(s)
- Exec time: [0.29] s
* spec@!opengl 1.1@teximage-colors gl_rgb8_snorm:
- Statuses : 1 fail(s)
- Exec time: [0.30] s
* spec@!opengl 1.1@teximage-colors gl_rgb9_e5:
- Statuses : 1 fail(s)
- Exec time: [0.30] s
* spec@!opengl 1.1@teximage-colors gl_rgba:
- Statuses : 1 fail(s)
- Exec time: [0.28] s
* spec@!opengl 1.1@teximage-colors gl_rgba12:
- Statuses : 1 fail(s)
- Exec time: [0.29] s
* spec@!opengl 1.1@teximage-colors gl_rgba16:
- Statuses : 1 fail(s)
- Exec time: [0.30] s
* spec@!opengl 1.1@teximage-colors gl_rgba16_snorm:
- Statuses : 1 fail(s)
- Exec time: [0.34] s
* spec@!opengl 1.1@teximage-colors gl_rgba2:
- Statuses : 1 fail(s)
- Exec time: [0.33] s
* spec@!opengl 1.1@teximage-colors gl_rgba32f:
- Statuses : 1 fail(s)
- Exec time: [0.33] s
* spec@!opengl 1.1@teximage-colors gl_rgba4:
- Statuses : 1 fail(s)
- Exec time: [0.32] s
* spec@!opengl 1.1@teximage-colors gl_rgba8:
- Statuses : 1 fail(s)
- Exec time: [0.28] s
* spec@!opengl 1.1@teximage-colors gl_rgba8_snorm:
- Statuses : 1 fail(s)
- Exec time: [0.33] s
* spec@!opengl 1.1@teximage-colors gl_sluminance8:
- Statuses : 1 fail(s)
- Exec time: [0.37] s
* spec@!opengl 1.1@teximage-colors gl_sluminance8_alpha8:
- Statuses : 1 fail(s)
- Exec time: [0.40] s
* spec@!opengl 1.1@teximage-colors gl_srgb8:
- Statuses : 1 fail(s)
- Exec time: [0.36] s
* spec@!opengl 1.1@teximage-colors gl_srgb8_alpha8:
- Statuses : 1 fail(s)
- Exec time: [0.40] s
* spec@!opengl 1.1@texsubimage-unpack:
- Statuses : 1 fail(s)
- Exec time: [9.91] s
* spec@!opengl 1.1@texwrap formats:
- Statuses : 1 fail(s)
- Exec time: [5.61] s
* spec@!opengl 1.1@texwrap formats bordercolor:
- Statuses : 1 fail(s)
- Exec time: [5.40] s
* spec@!opengl 1.1@texwrap formats bordercolor-swizzled:
- Statuses : 1 fail(s)
- Exec time: [0.16] s
* spec@!opengl 1.1@texwrap formats offset:
- Statuses : 1 fail(s)
- Exec time: [5.62] s
* spec@!opengl 1.2@copyteximage 3d:
- Statuses : 1 fail(s)
- Exec time: [0.35] s
* spec@!opengl 1.2@getteximage-targets 3d:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@!opengl 1.2@levelclamp:
- Statuses : 1 fail(s)
- Exec time: [0.23] s
* spec@!opengl 1.2@lodclamp:
- Statuses : 1 fail(s)
- Exec time: [0.23] s
* spec@!opengl 1.2@mipmap-setup:
- Statuses : 1 fail(s)
- Exec time: [0.12] s
* spec@!opengl 1.2@tex3d:
- Statuses : 1 fail(s)
- Exec time: [0.12] s
* spec@!opengl 1.2@texture-packed-formats:
- Statuses : 1 fail(s)
- Exec time: [2.13] s
* spec@!opengl 1.2@texwrap 3d proj:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* spec@!opengl 1.4@gl-1.4-dlist-multidrawarrays:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@!opengl 1.4@gl-1.4-polygon-offset:
- Statuses : 1 fail(s)
- Exec time: [0.69] s
* spec@!opengl 1.4@stencil-wrap:
- Statuses : 1 fail(s)
- Exec time: [0.08] s
* spec@!opengl 1.4@tex-miplevel-selection-lod:
- Statuses : 1 fail(s)
- Exec time: [0.23] s
* spec@!opengl 1.4@tex-miplevel-selection-lod-bias:
- Statuses : 1 fail(s)
- Exec time: [1.07] s
* spec@!opengl 1.5@depth-tex-compare:
- Statuses : 1 fail(s)
- Exec time: [0.27] s
* spec@!opengl 1.5@draw-elements:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* spec@!opengl 1.5@draw-vertices:
- Statuses : 1 fail(s)
- Exec time: [0.13] s
* spec@!opengl 1.5@draw-vertices-user:
- Statuses : 1 fail(s)
- Exec time: [0.19] s
* spec@!opengl 2.0@attribs:
- Statuses : 1 fail(s)
- Exec time: [0.63] s
* spec@!opengl 2.0@gl-2.0-two-sided-stencil:
- Statuses : 1 fail(s)
- Exec time: [0.12] s
* spec@!opengl 2.0@gl-2.0-vertex-attr-0:
- Statuses : 1 fail(s)
- Exec time: [0.08] s
* spec@!opengl 2.0@max-samplers:
- Statuses : 1 fail(s)
- Exec time: [0.46] s
* spec@!opengl 2.0@max-samplers border:
- Statuses : 1 fail(s)
- Exec time: [0.42] s
* spec@!opengl 2.0@stencil-twoside:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@!opengl 2.0@tex3d-npot:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* spec@!opengl 2.1@pbo:
- Statuses : 1 fail(s)
- Exec time: [0.20] s
* spec@!opengl 3.0@attribs:
- Statuses : 1 fail(s)
- Exec time: [0.21] s
* spec@!opengl 3.0@clearbuffer-depth:
- Statuses : 1 fail(s)
- Exec time: [0.16] s
* spec@!opengl 3.0@clearbuffer-depth-stencil:
- Statuses : 1 fail(s)
- Exec time: [0.22] s
* spec@!opengl 3.0@clearbuffer-mixed-format:
- Statuses : 1 fail(s)
- Exec time: [0.10] s
* spec@!opengl 3.0@clearbuffer-stencil:
- Statuses : 1 fail(s)
- Exec time: [0.21] s
* spec@!opengl 3.0@gl-3.0-texture-integer:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* spec@!opengl 3.0@render-integer:
- Statuses : 1 fail(s)
- Exec time: [0.20] s
* spec@!opengl 3.0@sampler-cube-shadow:
- Statuses : 1 fail(s)
- Exec time: [0.08] s
* spec@!opengl 3.2@coord-replace-doesnt-eliminate-frag-tex-coords:
- Statuses : 1 fail(s)
- Exec time: [0.54] s
* spec@!opengl 3.2@layered-rendering@framebuffertexture:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* spec@!opengl 3.2@layered-rendering@gl-layer-cube-map:
- Statuses : 1 fail(s)
- Exec time: [0.16] s
* spec@!opengl 3.2@layered-rendering@gl-layer-render:
- Statuses : 1 fail(s)
- Exec time: [0.15] s
* spec@3dfx_texture_compression_fxt1@fxt1-teximage:
- Statuses : 1 fail(s)
- Exec time: [0.08] s
* spec@arb_depth_buffer_float@depthstencil-render-miplevels 1024 d=z32f_s=z24_s8:
- Statuses : 1 fail(s)
- Exec time: [0.33] s
* spec@arb_depth_buffer_float@depthstencil-render-miplevels 146 ds=z32f_s8:
- Statuses : 1 fail(s)
- Exec time: [0.07] s
* spec@arb_depth_buffer_float@depthstencil-render-miplevels 273 d=z32f:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* spec@arb_depth_buffer_float@depthstencil-render-miplevels 273 s=z24_s8_d=z32f:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@arb_depth_buffer_float@depthstencil-render-miplevels 292 s=z24_s8_d=z32f:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@arb_depth_buffer_float@depthstencil-render-miplevels 585 d=z32f:
- Statuses : 1 fail(s)
- Exec time: [0.10] s
* spec@arb_depth_buffer_float@depthstencil-render-miplevels 585 d=z32f_s=z24_s8:
- Statuses : 1 fail(s)
- Exec time: [0.18] s
* spec@arb_depth_texture@depth-tex-modes:
- Statuses : 1 fail(s)
- Exec time: [0.17] s
* spec@arb_depth_texture@depthstencil-render-miplevels 1024 d=z24:
- Statuses : 1 fail(s)
- Exec time: [0.12] s
* spec@arb_depth_texture@depthstencil-render-miplevels 273 d=z16:
- Statuses : 1 fail(s)
- Exec time: [0.08] s
* spec@arb_depth_texture@depthstencil-render-miplevels 292 d=z24:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* spec@arb_depth_texture@depthstencil-render-miplevels 585 d=z16:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* spec@arb_depth_texture@depthstencil-render-miplevels 585 d=z24:
- Statuses : 1 fail(s)
- Exec time: [0.10] s
* spec@arb_depth_texture@texdepth:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* spec@arb_explicit_attrib_location@overlapping-locations-input-attribs api:
- Statuses : 1 fail(s)
- Exec time: [0.07] s
* spec@arb_framebuffer_object@fbo-blit-stretch:
- Statuses : 1 fail(s)
- Exec time: [0.24] s
* spec@arb_gpu_shader5@texturegather@vs-rg-1-float-2drect:
- Statuses : 1 fail(s)
- Exec time: [1.76] s
* spec@arb_point_sprite@arb_point_sprite-checkerboard:
- Statuses : 1 fail(s)
- Exec time: [0.13] s
* spec@arb_provoking_vertex@arb-provoking-vertex-render:
- Statuses : 1 fail(s)
- Exec time: [0.21] s
* spec@arb_separate_shader_objects@400 combinations by location:
- Statuses : 1 fail(s)
- Exec time: [0.13] s
* spec@arb_separate_shader_objects@400 combinations by name:
- Statuses : 1 fail(s)
- Exec time: [0.13] s
* spec@arb_texture_cube_map@cubemap:
- Statuses : 1 fail(s)
- Exec time: [0.73] s
* spec@arb_texture_cube_map_array@arb_texture_cube_map_array-fbo-cubemap-array:
- Statuses : 1 fail(s)
- Exec time: [0.12] s
* spec@arb_texture_multisample@arb_texture_multisample-texelfetch 4:
- Statuses : 1 fail(s)
- Exec time: [0.07] s
* spec@arb_texture_multisample@large-float-texture-array-fp16:
- Statuses : 1 fail(s)
- Exec time: [0.57] s
* spec@arb_texture_multisample@texelfetch@4-vs-sampler2dmsarray:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@arb_texture_multisample@texelfetch@6-fs-isampler2dmsarray:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@arb_texture_multisample@texelfetch@6-fs-sampler2dmsarray:
- Statuses : 1 fail(s)
- Exec time: [0.14] s
* spec@arb_texture_multisample@texelfetch@6-gs-isampler2dms:
- Statuses : 1 fail(s)
- Exec time: [0.08] s
* spec@arb_texture_multisample@texelfetch@8-fs-sampler2dmsarray:
- Statuses : 1 fail(s)
- Exec time: [0.16] s
* spec@arb_texture_multisample@texelfetch@8-gs-usampler2dms:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* spec@arb_texture_multisample@texelfetch@8-vs-isampler2dms:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* spec@arb_texture_multisample@texelfetch@8-vs-sampler2dmsarray:
- Statuses : 1 fail(s)
- Exec time: [0.15] s
* spec@arb_texture_rectangle@copyteximage rect:
- Statuses : 1 fail(s)
- Exec time: [0.14] s
* spec@arb_texture_rectangle@copyteximage rect samples=2:
- Statuses : 1 fail(s)
- Exec time: [0.17] s
* spec@arb_texture_rectangle@copyteximage rect samples=4:
- Statuses : 1 fail(s)
- Exec time: [0.20] s
* spec@arb_texture_rectangle@copyteximage rect samples=8:
- Statuses : 1 fail(s)
- Exec time: [0.17] s
* spec@arb_texture_rectangle@texrect-many:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@arb_texture_rg@rg-draw-pixels:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* spec@arb_texture_storage@texture-storage:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@ext_framebuffer_blit@fbo-readdrawpix:
- Statuses : 1 fail(s)
- Exec time: [0.10] s
* spec@ext_framebuffer_multisample@turn-on-off 2:
- Statuses : 1 fail(s)
- Exec time: [0.16] s
* spec@ext_framebuffer_multisample@turn-on-off 4:
- Statuses : 1 fail(s)
- Exec time: [0.15] s
* spec@ext_framebuffer_multisample@turn-on-off 6:
- Statuses : 1 fail(s)
- Exec time: [0.15] s
* spec@ext_framebuffer_multisample@turn-on-off 8:
- Statuses : 1 fail(s)
- Exec time: [0.15] s
* spec@ext_packed_depth_stencil@depthstencil-render-miplevels 1024 s=z24_s8_d=z24:
- Statuses : 1 fail(s)
- Exec time: [0.33] s
* spec@ext_packed_depth_stencil@depthstencil-render-miplevels 146 d=z24_s=z24_s8:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* spec@ext_packed_depth_stencil@depthstencil-render-miplevels 273 s=z24_s8_d=z24:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@ext_packed_depth_stencil@depthstencil-render-miplevels 292 s=z24_s8_d=z24:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@ext_packed_depth_stencil@depthstencil-render-miplevels 585 d=z24_s=z24_s8:
- Statuses : 1 fail(s)
- Exec time: [0.18] s
* spec@ext_packed_depth_stencil@depthstencil-render-miplevels 585 s=z24_s8_d=z24:
- Statuses : 1 fail(s)
- Exec time: [0.18] s
* spec@ext_texture_array@array-texture:
- Statuses : 1 fail(s)
- Exec time: [0.13] s
* spec@ext_texture_array@copyteximage 1d_array:
- Statuses : 1 fail(s)
- Exec time: [1.10] s
* spec@ext_texture_array@copyteximage 1d_array samples=2:
- Statuses : 1 fail(s)
- Exec time: [1.13] s
* spec@ext_texture_array@copyteximage 1d_array samples=4:
- Statuses : 1 fail(s)
- Exec time: [1.07] s
* spec@ext_texture_array@copyteximage 1d_array samples=6:
- Statuses : 1 fail(s)
- Exec time: [1.07] s
* spec@ext_texture_array@copyteximage 1d_array samples=8:
- Statuses : 1 fail(s)
- Exec time: [1.06] s
* spec@ext_texture_array@copyteximage 2d_array:
- Statuses : 1 fail(s)
- Exec time: [0.43] s
* spec@ext_texture_array@copyteximage 2d_array samples=2:
- Statuses : 1 fail(s)
- Exec time: [0.50] s
* spec@ext_texture_array@copyteximage 2d_array samples=4:
- Statuses : 1 fail(s)
- Exec time: [0.46] s
* spec@ext_texture_array@copyteximage 2d_array samples=6:
- Statuses : 1 fail(s)
- Exec time: [0.45] s
* spec@ext_texture_array@copyteximage 2d_array samples=8:
- Statuses : 1 fail(s)
- Exec time: [0.50] s
* spec@ext_transform_feedback2@draw-auto:
- Statuses : 1 fail(s)
- Exec time: [0.08] s
* spec@ext_transform_feedback@tessellation line_loop flat_last:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@glsl-1.10@execution@clipping@clip-plane-transformation clipvert_pos:
- Statuses : 1 fail(s)
- Exec time: [0.57] s
* spec@glsl-1.10@execution@clipping@clip-plane-transformation fixed:
- Statuses : 1 fail(s)
- Exec time: [0.38] s
* spec@glsl-1.10@execution@clipping@clip-plane-transformation pos_clipvert:
- Statuses : 1 fail(s)
- Exec time: [0.53] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:texture() 1d:
- Statuses : 1 fail(s)
- Exec time: [1.16] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:texture() 1dshadow:
- Statuses : 1 fail(s)
- Exec time: [1.45] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:texture() 2d:
- Statuses : 1 fail(s)
- Exec time: [1.19] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:texture() 2dshadow:
- Statuses : 1 fail(s)
- Exec time: [1.54] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:texture() 3d:
- Statuses : 1 fail(s)
- Exec time: [1.14] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:texture() cube:
- Statuses : 1 fail(s)
- Exec time: [0.97] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:texture(bias) 1d:
- Statuses : 1 fail(s)
- Exec time: [1.94] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:texture(bias) 1dshadow:
- Statuses : 1 fail(s)
- Exec time: [2.01] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:texture(bias) 2d:
- Statuses : 1 fail(s)
- Exec time: [1.95] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:texture(bias) 2dshadow:
- Statuses : 1 fail(s)
- Exec time: [1.96] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:texture(bias) 3d:
- Statuses : 1 fail(s)
- Exec time: [1.98] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:texture(bias) cube:
- Statuses : 1 fail(s)
- Exec time: [1.54] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:textureproj 1d:
- Statuses : 1 fail(s)
- Exec time: [1.17] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:textureproj 1d_projvec4:
- Statuses : 1 fail(s)
- Exec time: [1.14] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:textureproj 1dshadow:
- Statuses : 1 fail(s)
- Exec time: [1.39] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:textureproj 2d:
- Statuses : 1 fail(s)
- Exec time: [1.21] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:textureproj 2d_projvec4:
- Statuses : 1 fail(s)
- Exec time: [1.15] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:textureproj 2dshadow:
- Statuses : 1 fail(s)
- Exec time: [1.40] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:textureproj 3d:
- Statuses : 1 fail(s)
- Exec time: [1.17] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:textureproj(bias) 1d:
- Statuses : 1 fail(s)
- Exec time: [2.02] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:textureproj(bias) 1d_projvec4:
- Statuses : 1 fail(s)
- Exec time: [1.99] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:textureproj(bias) 1dshadow:
- Statuses : 1 fail(s)
- Exec time: [1.87] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:textureproj(bias) 2d:
- Statuses : 1 fail(s)
- Exec time: [1.87] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:textureproj(bias) 2d_projvec4:
- Statuses : 1 fail(s)
- Exec time: [1.94] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:textureproj(bias) 2dshadow:
- Statuses : 1 fail(s)
- Exec time: [1.67] s
* spec@glsl-1.20@execution@tex-miplevel-selection gl2:textureproj(bias) 3d:
- Statuses : 1 fail(s)
- Exec time: [1.92] s
* spec@glsl-1.30@execution@isinf-and-isnan fs_fbo:
- Statuses : 1 fail(s)
- Exec time: [0.18] s
* spec@glsl-1.30@execution@isinf-and-isnan vs_xfb:
- Statuses : 1 fail(s)
- Exec time: [0.19] s
* spec@glsl-1.30@execution@tex-miplevel-selection texturegradoffset 1dshadow:
- Statuses : 1 fail(s)
- Exec time: [0.14] s
* spec@glsl-1.30@execution@tex-miplevel-selection texturegradoffset 2dshadow:
- Statuses : 1 fail(s)
- Exec time: [0.14] s
* spec@glsl-1.30@execution@tex-miplevel-selection texturelodoffset 1dshadow:
- Statuses : 1 fail(s)
- Exec time: [0.12] s
* spec@glsl-1.30@execution@tex-miplevel-selection texturelodoffset 2dshadow:
- Statuses : 1 fail(s)
- Exec time: [0.13] s
* spec@glsl-1.30@execution@tex-miplevel-selection textureoffset 1darray:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@glsl-1.30@execution@tex-miplevel-selection textureoffset 2dshadow:
- Statuses : 1 fail(s)
- Exec time: [0.12] s
* spec@glsl-1.30@execution@tex-miplevel-selection textureoffset(bias) 1darrayshadow:
- Statuses : 1 fail(s)
- Exec time: [0.15] s
* spec@glsl-1.30@execution@tex-miplevel-selection textureoffset(bias) 1dshadow:
- Statuses : 1 fail(s)
- Exec time: [0.12] s
* spec@glsl-1.30@execution@tex-miplevel-selection textureprojgradoffset 1d_projvec4:
- Statuses : 1 fail(s)
- Exec time: [0.13] s
* spec@glsl-1.30@execution@tex-miplevel-selection textureprojgradoffset 2d_projvec4:
- Statuses : 1 fail(s)
- Exec time: [0.13] s
* spec@glsl-1.30@execution@tex-miplevel-selection textureprojgradoffset 3d:
- Statuses : 1 fail(s)
- Exec time: [0.14] s
* spec@glsl-1.30@execution@tex-miplevel-selection textureprojlodoffset 1d:
- Statuses : 1 fail(s)
- Exec time: [0.12] s
* spec@glsl-1.30@execution@tex-miplevel-selection textureprojlodoffset 2d_projvec4:
- Statuses : 1 fail(s)
- Exec time: [0.14] s
* spec@glsl-1.30@execution@tex-miplevel-selection textureprojlodoffset 2dshadow:
- Statuses : 1 fail(s)
- Exec time: [0.15] s
* spec@glsl-1.30@execution@tex-miplevel-selection textureprojoffset 1d_projvec4:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@glsl-1.30@execution@tex-miplevel-selection textureprojoffset 1dshadow:
- Statuses : 1 fail(s)
- Exec time: [0.13] s
* spec@glsl-1.30@execution@tex-miplevel-selection textureprojoffset 2dshadow:
- Statuses : 1 fail(s)
- Exec time: [0.13] s
* spec@glsl-1.30@execution@texelfetch fs sampler1d 1-513:
- Statuses : 1 fail(s)
- Exec time: [9.66] s
* spec@glsl-1.30@execution@texelfetch fs sampler1darray 1x281-501x281:
- Statuses : 1 fail(s)
- Exec time: [9.69] s
* spec@glsl-1.30@execution@texelfetch fs sampler1darray 1x71-501x71:
- Statuses : 1 fail(s)
- Exec time: [9.48] s
* spec@glsl-1.30@execution@texelfetch@fs-texelfetch-isampler1d:
- Statuses : 1 fail(s)
- Exec time: [0.07] s
* spec@glsl-1.30@execution@texelfetch@fs-texelfetch-isampler1darray:
- Statuses : 1 fail(s)
- Exec time: [0.14] s
* spec@glsl-1.30@execution@texelfetch@fs-texelfetch-isampler2d:
- Statuses : 1 fail(s)
- Exec time: [0.08] s
* spec@glsl-1.30@execution@texelfetch@fs-texelfetch-isampler2darray:
- Statuses : 1 fail(s)
- Exec time: [0.15] s
* spec@glsl-1.30@execution@texelfetch@fs-texelfetch-isampler2darray-swizzle:
- Statuses : 1 fail(s)
- Exec time: [0.12] s
* spec@glsl-1.30@execution@texelfetch@fs-texelfetch-isampler3d:
- Statuses : 1 fail(s)
- Exec time: [0.12] s
* spec@glsl-1.30@execution@texelfetch@fs-texelfetch-sampler1darray:
- Statuses : 1 fail(s)
- Exec time: [0.13] s
* spec@glsl-1.30@execution@texelfetch@fs-texelfetch-sampler2darray:
- Statuses : 1 fail(s)
- Exec time: [0.14] s
* spec@glsl-1.30@execution@texelfetch@fs-texelfetch-usampler1d:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@glsl-1.30@execution@texelfetch@fs-texelfetch-usampler1darray:
- Statuses : 1 fail(s)
- Exec time: [0.12] s
* spec@glsl-1.30@execution@texelfetch@fs-texelfetch-usampler2d:
- Statuses : 1 fail(s)
- Exec time: [0.10] s
* spec@glsl-1.30@execution@texelfetch@fs-texelfetch-usampler2darray:
- Statuses : 1 fail(s)
- Exec time: [0.16] s
* spec@glsl-1.30@execution@texelfetch@fs-texelfetch-usampler3d:
- Statuses : 1 fail(s)
- Exec time: [0.12] s
* spec@glsl-1.30@execution@texelfetch@vs-texelfetch-isampler1darray:
- Statuses : 1 fail(s)
- Exec time: [0.15] s
* spec@glsl-1.30@execution@texelfetch@vs-texelfetch-isampler2darray:
- Statuses : 1 fail(s)
- Exec time: [0.15] s
* spec@glsl-1.30@execution@texelfetch@vs-texelfetch-isampler2darray-swizzle:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@glsl-1.30@execution@texelfetch@vs-texelfetch-isampler3d:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@glsl-1.30@execution@texelfetch@vs-texelfetch-sampler1darray:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@glsl-1.30@execution@texelfetch@vs-texelfetch-sampler2darray:
- Statuses : 1 fail(s)
- Exec time: [0.16] s
* spec@glsl-1.30@execution@texelfetch@vs-texelfetch-sampler2darray-swizzle:
- Statuses : 1 fail(s)
- Exec time: [0.13] s
* spec@glsl-1.30@execution@texelfetch@vs-texelfetch-sampler3d:
- Statuses : 1 fail(s)
- Exec time: [0.10] s
* spec@glsl-1.30@execution@texelfetch@vs-texelfetch-usampler2darray-swizzle:
- Statuses : 1 fail(s)
- Exec time: [0.14] s
* spec@glsl-1.30@execution@texelfetch@vs-texelfetch-usampler3d:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* spec@glsl-1.30@execution@texelfetchoffset@fs-texelfetch-isampler1darray:
- Statuses : 1 fail(s)
- Exec time: [0.12] s
* spec@glsl-1.30@execution@texelfetchoffset@fs-texelfetch-sampler1darray:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@glsl-1.30@execution@texelfetchoffset@fs-texelfetch-sampler2darray:
- Statuses : 1 fail(s)
- Exec time: [0.14] s
* spec@glsl-1.30@execution@texelfetchoffset@fs-texelfetch-sampler3d:
- Statuses : 1 fail(s)
- Exec time: [0.13] s
* spec@glsl-1.30@execution@texelfetchoffset@fs-texelfetch-usampler1d:
- Statuses : 1 fail(s)
- Exec time: [0.09] s
* spec@glsl-1.30@execution@texelfetchoffset@fs-texelfetch-usampler1darray:
- Statuses : 1 fail(s)
- Exec time: [0.16] s
* spec@glsl-1.30@execution@texelfetchoffset@fs-texelfetch-usampler2d:
- Statuses : 1 fail(s)
- Exec time: [0.10] s
* spec@glsl-1.30@execution@texelfetchoffset@fs-texelfetch-usampler3d:
- Statuses : 1 fail(s)
- Exec time: [0.10] s
* spec@glsl-1.30@execution@texelfetchoffset@vs-texelfetch-isampler1d:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@glsl-1.30@execution@texelfetchoffset@vs-texelfetch-isampler1darray:
- Statuses : 1 fail(s)
- Exec time: [0.19] s
* spec@glsl-1.30@execution@texelfetchoffset@vs-texelfetch-isampler2darray:
- Statuses : 1 fail(s)
- Exec time: [0.14] s
* spec@glsl-1.30@execution@texelfetchoffset@vs-texelfetch-isampler3d:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@glsl-1.30@execution@texelfetchoffset@vs-texelfetch-sampler1darray:
- Statuses : 1 fail(s)
- Exec time: [0.13] s
* spec@glsl-1.30@execution@texelfetchoffset@vs-texelfetch-sampler2darray:
- Statuses : 1 fail(s)
- Exec time: [0.11] s
* spec@glsl-1.30@execution@texelfetchoffset@vs-texelfetch-sampler3d:
- Statuses : 1 fail(s)
- Exec time: [0.10] s
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_15841/index.html
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 8+ messages in thread
end of thread, other threads:[~2019-12-20 21:06 UTC | newest]
Thread overview: 8+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2019-12-19 11:21 [Intel-gfx] [PATCH 1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping() Abdiel Janulgue
2019-12-19 11:21 ` [Intel-gfx] [PATCH 2/3] drm/i915: Add lmem fault handler Abdiel Janulgue
2019-12-19 11:21 ` [Intel-gfx] [PATCH 3/3] drm/i915/selftests: Add selftest for memory region PF handling Abdiel Janulgue
2019-12-19 11:24 ` [Intel-gfx] [PATCH 1/3] drm/i915: allow prefaulting discontiguous objects in remap_io_mapping() Chris Wilson
2019-12-19 15:31 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] " Patchwork
2019-12-19 15:33 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2019-12-19 16:22 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2019-12-20 21:06 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.