From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from relay7-d.mail.gandi.net (relay7-d.mail.gandi.net [217.70.183.200]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4805B633EB for ; Thu, 7 Mar 2024 08:01:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=217.70.183.200 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709798488; cv=none; b=PrKkGT1kqfeU5hCKWVEVZid2hrI8mrE1V978itfow9nKVKimg5eqoxRL4TbB19RGgFaR2OPVkk7BvatETFcQHrBTAsSkX9K4Qf026OZj297Pky9KiBgjOKLRMqyBfCF0htoBlAMHkSdVWEq6+8jwkNpeUMXKRvU+fkk9v273lZs= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709798488; c=relaxed/simple; bh=tzesMHAmOx75LYEi89Qmp4BCIoBVl1JU6njfPMrrGK0=; h=Date:From:To:Cc:Subject:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=BPmr6rRNCHs8/WPjFoDs9C/jEYMTTiI5/rbZ9x97dVbQPht6jXiMdZyBjgrH1/ERaFGKUJp6un9HF2rAPxTawwhaJUhUcTHUuR54upguTz/0UWzdv5Ib95uNt8EorphjeaEA4SI+alm+v96qVcbecDyBVrnxLAw1oGGxqxZds1M= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=bootlin.com; spf=pass smtp.mailfrom=bootlin.com; dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com header.b=YmkKJGCc; arc=none smtp.client-ip=217.70.183.200 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=bootlin.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=bootlin.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com header.b="YmkKJGCc" Received: by mail.gandi.net (Postfix) with ESMTPSA id 03C052000D; Thu, 7 Mar 2024 08:01:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=gm1; t=1709798483; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=6TbWwFetyeMAAeJ0I8eiqd6uybcZNGMNlu7xz629/PM=; b=YmkKJGCc+SB3KiAD7CF9GAFHTyhFCWgrc7r5DYBKunAhd+RKx3phBKY7l3yyxAfZX1qulg SbTbeyyorGrhI45PYEqRnEcrPMFwfYIEAdacS3YVS8TsQZX/bxHo9DvZbQRsgkqV5ZNMAM 91UMWP/6Zl9CRXC6Bkm/NnX4S1VhsO/5kNaP4AMyuXHeL3JWWFuUqHpt2PtN0bZ3IWfdLe LEvR+OtLQNNl4N2o0ZvJEWlGGB5MOeU5Pv1x80p+LwJPH0WTaCxibJtDKdNu8nVFKRJ9le 0XdWFDajDSl756oaaD0V/D7qYs9QBG/MwuuV0zApHzvbCoVrHsSCT7/wFol9Sg== Date: Thu, 7 Mar 2024 09:01:15 +0100 From: Miquel Raynal To: KR Kim Cc: richard@nod.at, vigneshr@ti.com, mmkurbanov@salutedevices.com, ddrokosov@sberdevices.ru, gch981213@gmail.com, michael@walle.cc, broonie@kernel.org, mika.westerberg@linux.intel.com, acelan.kao@canonical.com, linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, moh.sardi@skyhighmemory.com, changsub.shim@skyhighmemory.com Subject: Re: Message-ID: <20240307090115.74d36dd9@xps-13> In-Reply-To: <20240307060729.565350-1-kr.kim@skyhighmemory.com> References: <20240307060729.565350-1-kr.kim@skyhighmemory.com> Organization: Bootlin X-Mailer: Claws Mail 4.1.1 (GTK 3.24.38; x86_64-pc-linux-gnu) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: quoted-printable X-GND-Sasl: miquel.raynal@bootlin.com Hi, kr.kim@skyhighmemory.com wrote on Thu, 7 Mar 2024 15:07:29 +0900: > Feat: Add SkyHigh Memory Patch code >=20 > Add SPI Nand Patch code of SkyHigh Memory > - Add company dependent code with 'skyhigh.c' > - Insert into 'core.c' so that 'always ECC on' Patch formatting is still messed up. > commit 6061b97a830af8cb5fd0917e833e779451f9046a (HEAD -> master) > Author: KR Kim > Date: Thu Mar 7 13:24:11 2024 +0900 >=20 > SPI Nand Patch code of SkyHigh Momory >=20 > Signed-off-by: KR Kim >=20 > From 6061b97a830af8cb5fd0917e833e779451f9046a Mon Sep 17 00:00:00 2001 > From: KR Kim > Date: Thu, 7 Mar 2024 13:24:11 +0900 > Subject: [PATCH] SPI Nand Patch code of SkyHigh Memory >=20 > --- > drivers/mtd/nand/spi/Makefile | 2 +- > drivers/mtd/nand/spi/core.c | 7 +- > drivers/mtd/nand/spi/skyhigh.c | 155 +++++++++++++++++++++++++++++++++ > include/linux/mtd/spinand.h | 3 + > 4 files changed, 165 insertions(+), 2 deletions(-) > mode change 100644 =3D> 100755 drivers/mtd/nand/spi/Makefile > mode change 100644 =3D> 100755 drivers/mtd/nand/spi/core.c > create mode 100644 drivers/mtd/nand/spi/skyhigh.c > mode change 100644 =3D> 100755 include/linux/mtd/spinand.h >=20 > diff --git a/drivers/mtd/nand/spi/Makefile b/drivers/mtd/nand/spi/Makefile > old mode 100644 > new mode 100755 > index 19cc77288ebb..1e61ab21893a > --- a/drivers/mtd/nand/spi/Makefile > +++ b/drivers/mtd/nand/spi/Makefile > @@ -1,4 +1,4 @@ > # SPDX-License-Identifier: GPL-2.0 > spinand-objs :=3D core.o alliancememory.o ato.o esmt.o foresee.o gigadev= ice.o macronix.o > -spinand-objs +=3D micron.o paragon.o toshiba.o winbond.o xtx.o > +spinand-objs +=3D micron.o paragon.o skyhigh.o toshiba.o winbond.o xtx.o > obj-$(CONFIG_MTD_SPI_NAND) +=3D spinand.o > diff --git a/drivers/mtd/nand/spi/core.c b/drivers/mtd/nand/spi/core.c > old mode 100644 > new mode 100755 > index e0b6715e5dfe..e3f0a7544ba4 > --- a/drivers/mtd/nand/spi/core.c > +++ b/drivers/mtd/nand/spi/core.c > @@ -34,7 +34,7 @@ static int spinand_read_reg_op(struct spinand_device *s= pinand, u8 reg, u8 *val) > return 0; > } > =20 > -static int spinand_write_reg_op(struct spinand_device *spinand, u8 reg, = u8 val) > +int spinand_write_reg_op(struct spinand_device *spinand, u8 reg, u8 val) Please do this in a separate commit. > { > struct spi_mem_op op =3D SPINAND_SET_FEATURE_OP(reg, > spinand->scratchbuf); > @@ -196,6 +196,10 @@ static int spinand_init_quad_enable(struct spinand_d= evice *spinand) > static int spinand_ecc_enable(struct spinand_device *spinand, > bool enable) > { > + /* SHM : always ECC enable */ > + if (spinand->flags & SPINAND_ON_DIE_ECC_MANDATORY) > + return 0; Silently always enabling ECC is not possible. If you cannot disable the on-die engine, then: - you should prevent any other engine type to be used - you should error out if a raw access is requested - these chips are broken, IMO > + > return spinand_upd_cfg(spinand, CFG_ECC_ENABLE, > enable ? CFG_ECC_ENABLE : 0); > } > @@ -945,6 +949,7 @@ static const struct spinand_manufacturer *spinand_man= ufacturers[] =3D { > ¯onix_spinand_manufacturer, > µn_spinand_manufacturer, > ¶gon_spinand_manufacturer, > + &skyhigh_spinand_manufacturer, > &toshiba_spinand_manufacturer, > &winbond_spinand_manufacturer, > &xtx_spinand_manufacturer, > diff --git a/drivers/mtd/nand/spi/skyhigh.c b/drivers/mtd/nand/spi/skyhig= h.c > new file mode 100644 > index 000000000000..92e7572094ff > --- /dev/null > +++ b/drivers/mtd/nand/spi/skyhigh.c > @@ -0,0 +1,155 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * Copyright (c) 2022 SkyHigh Memory Limited > + * > + * Author: Takahiro Kuwano > + */ > + > +#include > +#include > +#include > + > +#define SPINAND_MFR_SKYHIGH 0x01 > + > +#define SKYHIGH_STATUS_ECC_1TO2_BITFLIPS (1 << 4) > +#define SKYHIGH_STATUS_ECC_3TO6_BITFLIPS (2 << 4) > +#define SKYHIGH_STATUS_ECC_UNCOR_ERROR (3 << 4) > + > +#define SKYHIGH_CONFIG_PROTECT_EN BIT(1) > + > +static SPINAND_OP_VARIANTS(read_cache_variants, > + SPINAND_PAGE_READ_FROM_CACHE_QUADIO_OP(0, 4, NULL, 0), > + SPINAND_PAGE_READ_FROM_CACHE_X4_OP(0, 1, NULL, 0), > + SPINAND_PAGE_READ_FROM_CACHE_DUALIO_OP(0, 2, NULL, 0), > + SPINAND_PAGE_READ_FROM_CACHE_X2_OP(0, 1, NULL, 0), > + SPINAND_PAGE_READ_FROM_CACHE_OP(true, 0, 1, NULL, 0), > + SPINAND_PAGE_READ_FROM_CACHE_OP(false, 0, 1, NULL, 0)); > + > +static SPINAND_OP_VARIANTS(write_cache_variants, > + SPINAND_PROG_LOAD_X4(true, 0, NULL, 0), > + SPINAND_PROG_LOAD(true, 0, NULL, 0)); > + > +static SPINAND_OP_VARIANTS(update_cache_variants, > + SPINAND_PROG_LOAD_X4(false, 0, NULL, 0), > + SPINAND_PROG_LOAD(false, 0, NULL, 0)); > + > +static int skyhigh_spinand_ooblayout_ecc(struct mtd_info *mtd, int secti= on, > + struct mtd_oob_region *region) > +{ > + if (section) > + return -ERANGE; > + > + /* SkyHigh's ecc parity is stored in the internal hidden area and is no= t needed for them. */ ECC an "needed" is wrong here. Just stop after "area" > + region->length =3D 0; > + region->offset =3D mtd->oobsize; > + > + return 0; > +} > + > +static int skyhigh_spinand_ooblayout_free(struct mtd_info *mtd, int sect= ion, > + struct mtd_oob_region *region) > +{ > + if (section) > + return -ERANGE; > + > + region->length =3D mtd->oobsize - 2; > + region->offset =3D 2; > + > + return 0; > +} > + > +static const struct mtd_ooblayout_ops skyhigh_spinand_ooblayout =3D { > + .ecc =3D skyhigh_spinand_ooblayout_ecc, > + .free =3D skyhigh_spinand_ooblayout_free, > +}; > + > +static int skyhigh_spinand_ecc_get_status(struct spinand_device *spinand, > + u8 status) > +{ > + /* SHM > + * 00 : No bit-flip > + * 01 : 1-2 errors corrected > + * 10 : 3-6 errors corrected =20 > + * 11 : uncorrectable > + */ Thanks for the comment but the switch case looks rather straightforward, it is self-sufficient in this case. > + > + switch (status & STATUS_ECC_MASK) { > + case STATUS_ECC_NO_BITFLIPS: > + return 0; > + > + case SKYHIGH_STATUS_ECC_1TO2_BITFLIPS: > + return 2; > + > + case SKYHIGH_STATUS_ECC_3TO6_BITFLIPS: > + return 6;=20 > + > + case SKYHIGH_STATUS_ECC_UNCOR_ERROR: > + return -EBADMSG;; > + > + default: > + break; I guess you can directly call return -EINVAL here? > + } > + > + return -EINVAL; > +} > + > +static const struct spinand_info skyhigh_spinand_table[] =3D { > + SPINAND_INFO("S35ML01G301", > + SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x15), > + NAND_MEMORG(1, 2048, 64, 64, 1024, 20, 1, 1, 1), > + NAND_ECCREQ(6, 32), > + SPINAND_INFO_OP_VARIANTS(&read_cache_variants, > + &write_cache_variants, > + &update_cache_variants), > + SPINAND_ON_DIE_ECC_MANDATORY, > + SPINAND_ECCINFO(&skyhigh_spinand_ooblayout, > + skyhigh_spinand_ecc_get_status)), > + SPINAND_INFO("S35ML01G300", > + SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x14), > + NAND_MEMORG(1, 2048, 128, 64, 1024, 20, 1, 1, 1), > + NAND_ECCREQ(6, 32), > + SPINAND_INFO_OP_VARIANTS(&read_cache_variants, > + &write_cache_variants, > + &update_cache_variants), > + SPINAND_ON_DIE_ECC_MANDATORY, > + SPINAND_ECCINFO(&skyhigh_spinand_ooblayout, > + skyhigh_spinand_ecc_get_status)), > + SPINAND_INFO("S35ML02G300", > + SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x25), > + NAND_MEMORG(1, 2048, 128, 64, 2048, 40, 2, 1, 1), > + NAND_ECCREQ(6, 32), > + SPINAND_INFO_OP_VARIANTS(&read_cache_variants, > + &write_cache_variants, > + &update_cache_variants), > + SPINAND_ON_DIE_ECC_MANDATORY, > + SPINAND_ECCINFO(&skyhigh_spinand_ooblayout, > + skyhigh_spinand_ecc_get_status)), > + SPINAND_INFO("S35ML04G300", > + SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x35), > + NAND_MEMORG(1, 2048, 128, 64, 4096, 80, 2, 1, 1), > + NAND_ECCREQ(6, 32), > + SPINAND_INFO_OP_VARIANTS(&read_cache_variants, > + &write_cache_variants, > + &update_cache_variants), > + SPINAND_ON_DIE_ECC_MANDATORY, > + SPINAND_ECCINFO(&skyhigh_spinand_ooblayout, > + skyhigh_spinand_ecc_get_status)), > +}; > + > +static int skyhigh_spinand_init(struct spinand_device *spinand) > +{ > + return spinand_write_reg_op(spinand, REG_BLOCK_LOCK, > + SKYHIGH_CONFIG_PROTECT_EN); Is this really relevant? Isn't there an API for the block lock mechanism? > +} > + > +static const struct spinand_manufacturer_ops skyhigh_spinand_manuf_ops = =3D { > + .init =3D skyhigh_spinand_init, > + }; > + > +const struct spinand_manufacturer skyhigh_spinand_manufacturer =3D { > + .id =3D SPINAND_MFR_SKYHIGH, > + .name =3D "SkyHigh", > + .chips =3D skyhigh_spinand_table, > + .nchips =3D ARRAY_SIZE(skyhigh_spinand_table), > + .ops =3D &skyhigh_spinand_manuf_ops, > +}; > diff --git a/include/linux/mtd/spinand.h b/include/linux/mtd/spinand.h > old mode 100644 > new mode 100755 > index badb4c1ac079..0e135076df24 > --- a/include/linux/mtd/spinand.h > +++ b/include/linux/mtd/spinand.h > @@ -268,6 +268,7 @@ extern const struct spinand_manufacturer gigadevice_s= pinand_manufacturer; > extern const struct spinand_manufacturer macronix_spinand_manufacturer; > extern const struct spinand_manufacturer micron_spinand_manufacturer; > extern const struct spinand_manufacturer paragon_spinand_manufacturer; > +extern const struct spinand_manufacturer skyhigh_spinand_manufacturer; > extern const struct spinand_manufacturer toshiba_spinand_manufacturer; > extern const struct spinand_manufacturer winbond_spinand_manufacturer; > extern const struct spinand_manufacturer xtx_spinand_manufacturer; > @@ -312,6 +313,7 @@ struct spinand_ecc_info { > =20 > #define SPINAND_HAS_QE_BIT BIT(0) > #define SPINAND_HAS_CR_FEAT_BIT BIT(1) > +#define SPINAND_ON_DIE_ECC_MANDATORY BIT(2) /* SHM */ If we go this route, then "mandatory" is not relevant here, we shall convey the fact that the on-die ECC engine cannot be disabled and as mentioned above, there are other impacts. > =20 > /** > * struct spinand_ondie_ecc_conf - private SPI-NAND on-die ECC engine st= ructure > @@ -518,5 +520,6 @@ int spinand_match_and_init(struct spinand_device *spi= nand, > =20 > int spinand_upd_cfg(struct spinand_device *spinand, u8 mask, u8 val); > int spinand_select_target(struct spinand_device *spinand, unsigned int t= arget); > +int spinand_write_reg_op(struct spinand_device *spinand, u8 reg, u8 val); > =20 > #endif /* __LINUX_MTD_SPINAND_H */ Thanks, Miqu=C3=A8l From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 21EAEC48BF6 for ; Thu, 7 Mar 2024 08:01:32 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=sBI43uo3z1m6T+yTBUtunqobPPaC4XAXTKaVQltxRPM=; b=B1eY/bhxyIewnr qm4slxpdyN7FV5dQAK8wsmBK7QUQUoyxGq7wXMChN6JwrfKmeOaLNZ8TmZX8/qK1cU5QQ4w70UJMo zvw8Kl9TB3y4v5q5sH6U3Qp1B9Mrd1OAsFohwMBc0NoJSobVF7HbKxkiiszdha2ztLgZbx//OMXBs tPyFTvGg4fkJuW1dMFoSJULBF0PIcACtrVl9KgVRKcnocjFqNDUdEUvc8QNDlgOOT05Tv3EFKb9vP wjV2aWdU+CorDTWs9tMGdQKoy0uPYB9sshfKjrYoWGi6rS/TxQPRZ8WvTweMzZOfFu6+fkHbo7SdI qw2Atey50+tDKvWoCGJw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1ri8gz-00000003X7d-3LYA; Thu, 07 Mar 2024 08:01:29 +0000 Received: from relay7-d.mail.gandi.net ([217.70.183.200]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1ri8gw-00000003X5d-1hg7 for linux-mtd@lists.infradead.org; Thu, 07 Mar 2024 08:01:28 +0000 Received: by mail.gandi.net (Postfix) with ESMTPSA id 03C052000D; Thu, 7 Mar 2024 08:01:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=gm1; t=1709798483; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=6TbWwFetyeMAAeJ0I8eiqd6uybcZNGMNlu7xz629/PM=; b=YmkKJGCc+SB3KiAD7CF9GAFHTyhFCWgrc7r5DYBKunAhd+RKx3phBKY7l3yyxAfZX1qulg SbTbeyyorGrhI45PYEqRnEcrPMFwfYIEAdacS3YVS8TsQZX/bxHo9DvZbQRsgkqV5ZNMAM 91UMWP/6Zl9CRXC6Bkm/NnX4S1VhsO/5kNaP4AMyuXHeL3JWWFuUqHpt2PtN0bZ3IWfdLe LEvR+OtLQNNl4N2o0ZvJEWlGGB5MOeU5Pv1x80p+LwJPH0WTaCxibJtDKdNu8nVFKRJ9le 0XdWFDajDSl756oaaD0V/D7qYs9QBG/MwuuV0zApHzvbCoVrHsSCT7/wFol9Sg== Date: Thu, 7 Mar 2024 09:01:15 +0100 From: Miquel Raynal To: KR Kim Cc: richard@nod.at, vigneshr@ti.com, mmkurbanov@salutedevices.com, ddrokosov@sberdevices.ru, gch981213@gmail.com, michael@walle.cc, broonie@kernel.org, mika.westerberg@linux.intel.com, acelan.kao@canonical.com, linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, moh.sardi@skyhighmemory.com, changsub.shim@skyhighmemory.com Subject: Re: Message-ID: <20240307090115.74d36dd9@xps-13> In-Reply-To: <20240307060729.565350-1-kr.kim@skyhighmemory.com> References: <20240307060729.565350-1-kr.kim@skyhighmemory.com> Organization: Bootlin X-Mailer: Claws Mail 4.1.1 (GTK 3.24.38; x86_64-pc-linux-gnu) MIME-Version: 1.0 X-GND-Sasl: miquel.raynal@bootlin.com X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240307_000126_743802_4A0E6F1A X-CRM114-Status: GOOD ( 30.22 ) X-BeenThere: linux-mtd@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: Linux MTD discussion mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-mtd" Errors-To: linux-mtd-bounces+linux-mtd=archiver.kernel.org@lists.infradead.org SGksCgprci5raW1Ac2t5aGlnaG1lbW9yeS5jb20gd3JvdGUgb24gVGh1LCAgNyBNYXIgMjAyNCAx NTowNzoyOSArMDkwMDoKCj4gRmVhdDogQWRkIFNreUhpZ2ggTWVtb3J5IFBhdGNoIGNvZGUKPiAK PiBBZGQgU1BJIE5hbmQgUGF0Y2ggY29kZSBvZiBTa3lIaWdoIE1lbW9yeQo+IC0gQWRkIGNvbXBh bnkgZGVwZW5kZW50IGNvZGUgd2l0aCAnc2t5aGlnaC5jJwo+IC0gSW5zZXJ0IGludG8gJ2NvcmUu Yycgc28gdGhhdCAnYWx3YXlzIEVDQyBvbicKClBhdGNoIGZvcm1hdHRpbmcgaXMgc3RpbGwgbWVz c2VkIHVwLgoKPiBjb21taXQgNjA2MWI5N2E4MzBhZjhjYjVmZDA5MTdlODMzZTc3OTQ1MWY5MDQ2 YSAoSEVBRCAtPiBtYXN0ZXIpCj4gQXV0aG9yOiBLUiBLaW0gPGtyLmtpbUBza3loaWdobWVtb3J5 LmNvbT4KPiBEYXRlOiAgIFRodSBNYXIgNyAxMzoyNDoxMSAyMDI0ICswOTAwCj4gCj4gICAgIFNQ SSBOYW5kIFBhdGNoIGNvZGUgb2YgU2t5SGlnaCBNb21vcnkKPiAKPiAgICAgU2lnbmVkLW9mZi1i eTogS1IgS2ltIDxrci5raW1Ac2t5aGlnaG1lbW9yeS5jb20+Cj4gCj4gRnJvbSA2MDYxYjk3YTgz MGFmOGNiNWZkMDkxN2U4MzNlNzc5NDUxZjkwNDZhIE1vbiBTZXAgMTcgMDA6MDA6MDAgMjAwMQo+ IEZyb206IEtSIEtpbSA8a3Iua2ltQHNreWhpZ2htZW1vcnkuY29tPgo+IERhdGU6IFRodSwgNyBN YXIgMjAyNCAxMzoyNDoxMSArMDkwMAo+IFN1YmplY3Q6IFtQQVRDSF0gU1BJIE5hbmQgUGF0Y2gg Y29kZSBvZiBTa3lIaWdoIE1lbW9yeQo+IAo+IC0tLQo+ICBkcml2ZXJzL210ZC9uYW5kL3NwaS9N YWtlZmlsZSAgfCAgIDIgKy0KPiAgZHJpdmVycy9tdGQvbmFuZC9zcGkvY29yZS5jICAgIHwgICA3 ICstCj4gIGRyaXZlcnMvbXRkL25hbmQvc3BpL3NreWhpZ2guYyB8IDE1NSArKysrKysrKysrKysr KysrKysrKysrKysrKysrKysrKysKPiAgaW5jbHVkZS9saW51eC9tdGQvc3BpbmFuZC5oICAgIHwg ICAzICsKPiAgNCBmaWxlcyBjaGFuZ2VkLCAxNjUgaW5zZXJ0aW9ucygrKSwgMiBkZWxldGlvbnMo LSkKPiAgbW9kZSBjaGFuZ2UgMTAwNjQ0ID0+IDEwMDc1NSBkcml2ZXJzL210ZC9uYW5kL3NwaS9N YWtlZmlsZQo+ICBtb2RlIGNoYW5nZSAxMDA2NDQgPT4gMTAwNzU1IGRyaXZlcnMvbXRkL25hbmQv c3BpL2NvcmUuYwo+ICBjcmVhdGUgbW9kZSAxMDA2NDQgZHJpdmVycy9tdGQvbmFuZC9zcGkvc2t5 aGlnaC5jCj4gIG1vZGUgY2hhbmdlIDEwMDY0NCA9PiAxMDA3NTUgaW5jbHVkZS9saW51eC9tdGQv c3BpbmFuZC5oCj4gCj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvbXRkL25hbmQvc3BpL01ha2VmaWxl IGIvZHJpdmVycy9tdGQvbmFuZC9zcGkvTWFrZWZpbGUKPiBvbGQgbW9kZSAxMDA2NDQKPiBuZXcg bW9kZSAxMDA3NTUKPiBpbmRleCAxOWNjNzcyODhlYmIuLjFlNjFhYjIxODkzYQo+IC0tLSBhL2Ry aXZlcnMvbXRkL25hbmQvc3BpL01ha2VmaWxlCj4gKysrIGIvZHJpdmVycy9tdGQvbmFuZC9zcGkv TWFrZWZpbGUKPiBAQCAtMSw0ICsxLDQgQEAKPiAgIyBTUERYLUxpY2Vuc2UtSWRlbnRpZmllcjog R1BMLTIuMAo+ICBzcGluYW5kLW9ianMgOj0gY29yZS5vIGFsbGlhbmNlbWVtb3J5Lm8gYXRvLm8g ZXNtdC5vIGZvcmVzZWUubyBnaWdhZGV2aWNlLm8gbWFjcm9uaXgubwo+IC1zcGluYW5kLW9ianMg Kz0gbWljcm9uLm8gcGFyYWdvbi5vIHRvc2hpYmEubyB3aW5ib25kLm8geHR4Lm8KPiArc3BpbmFu ZC1vYmpzICs9IG1pY3Jvbi5vIHBhcmFnb24ubyBza3loaWdoLm8gdG9zaGliYS5vIHdpbmJvbmQu byB4dHgubwo+ICBvYmotJChDT05GSUdfTVREX1NQSV9OQU5EKSArPSBzcGluYW5kLm8KPiBkaWZm IC0tZ2l0IGEvZHJpdmVycy9tdGQvbmFuZC9zcGkvY29yZS5jIGIvZHJpdmVycy9tdGQvbmFuZC9z cGkvY29yZS5jCj4gb2xkIG1vZGUgMTAwNjQ0Cj4gbmV3IG1vZGUgMTAwNzU1Cj4gaW5kZXggZTBi NjcxNWU1ZGZlLi5lM2YwYTc1NDRiYTQKPiAtLS0gYS9kcml2ZXJzL210ZC9uYW5kL3NwaS9jb3Jl LmMKPiArKysgYi9kcml2ZXJzL210ZC9uYW5kL3NwaS9jb3JlLmMKPiBAQCAtMzQsNyArMzQsNyBA QCBzdGF0aWMgaW50IHNwaW5hbmRfcmVhZF9yZWdfb3Aoc3RydWN0IHNwaW5hbmRfZGV2aWNlICpz cGluYW5kLCB1OCByZWcsIHU4ICp2YWwpCj4gIAlyZXR1cm4gMDsKPiAgfQo+ICAKPiAtc3RhdGlj IGludCBzcGluYW5kX3dyaXRlX3JlZ19vcChzdHJ1Y3Qgc3BpbmFuZF9kZXZpY2UgKnNwaW5hbmQs IHU4IHJlZywgdTggdmFsKQo+ICtpbnQgc3BpbmFuZF93cml0ZV9yZWdfb3Aoc3RydWN0IHNwaW5h bmRfZGV2aWNlICpzcGluYW5kLCB1OCByZWcsIHU4IHZhbCkKClBsZWFzZSBkbyB0aGlzIGluIGEg c2VwYXJhdGUgY29tbWl0LgoKPiAgewo+ICAJc3RydWN0IHNwaV9tZW1fb3Agb3AgPSBTUElOQU5E X1NFVF9GRUFUVVJFX09QKHJlZywKPiAgCQkJCQkJICAgICAgc3BpbmFuZC0+c2NyYXRjaGJ1Zik7 Cj4gQEAgLTE5Niw2ICsxOTYsMTAgQEAgc3RhdGljIGludCBzcGluYW5kX2luaXRfcXVhZF9lbmFi bGUoc3RydWN0IHNwaW5hbmRfZGV2aWNlICpzcGluYW5kKQo+ICBzdGF0aWMgaW50IHNwaW5hbmRf ZWNjX2VuYWJsZShzdHJ1Y3Qgc3BpbmFuZF9kZXZpY2UgKnNwaW5hbmQsCj4gIAkJCSAgICAgIGJv b2wgZW5hYmxlKQo+ICB7Cj4gKwkvKiBTSE0gOiBhbHdheXMgRUNDIGVuYWJsZSAqLwo+ICsJaWYg KHNwaW5hbmQtPmZsYWdzICYgU1BJTkFORF9PTl9ESUVfRUNDX01BTkRBVE9SWSkKPiArCQlyZXR1 cm4gMDsKClNpbGVudGx5IGFsd2F5cyBlbmFibGluZyBFQ0MgaXMgbm90IHBvc3NpYmxlLiBJZiB5 b3UgY2Fubm90IGRpc2FibGUgdGhlCm9uLWRpZSBlbmdpbmUsIHRoZW46Ci0geW91IHNob3VsZCBw cmV2ZW50IGFueSBvdGhlciBlbmdpbmUgdHlwZSB0byBiZSB1c2VkCi0geW91IHNob3VsZCBlcnJv ciBvdXQgaWYgYSByYXcgYWNjZXNzIGlzIHJlcXVlc3RlZAotIHRoZXNlIGNoaXBzIGFyZSBicm9r ZW4sIElNTwoKPiArCj4gIAlyZXR1cm4gc3BpbmFuZF91cGRfY2ZnKHNwaW5hbmQsIENGR19FQ0Nf RU5BQkxFLAo+ICAJCQkgICAgICAgZW5hYmxlID8gQ0ZHX0VDQ19FTkFCTEUgOiAwKTsKPiAgfQo+ IEBAIC05NDUsNiArOTQ5LDcgQEAgc3RhdGljIGNvbnN0IHN0cnVjdCBzcGluYW5kX21hbnVmYWN0 dXJlciAqc3BpbmFuZF9tYW51ZmFjdHVyZXJzW10gPSB7Cj4gIAkmbWFjcm9uaXhfc3BpbmFuZF9t YW51ZmFjdHVyZXIsCj4gIAkmbWljcm9uX3NwaW5hbmRfbWFudWZhY3R1cmVyLAo+ICAJJnBhcmFn b25fc3BpbmFuZF9tYW51ZmFjdHVyZXIsCj4gKwkmc2t5aGlnaF9zcGluYW5kX21hbnVmYWN0dXJl ciwKPiAgCSZ0b3NoaWJhX3NwaW5hbmRfbWFudWZhY3R1cmVyLAo+ICAJJndpbmJvbmRfc3BpbmFu ZF9tYW51ZmFjdHVyZXIsCj4gIAkmeHR4X3NwaW5hbmRfbWFudWZhY3R1cmVyLAo+IGRpZmYgLS1n aXQgYS9kcml2ZXJzL210ZC9uYW5kL3NwaS9za3loaWdoLmMgYi9kcml2ZXJzL210ZC9uYW5kL3Nw aS9za3loaWdoLmMKPiBuZXcgZmlsZSBtb2RlIDEwMDY0NAo+IGluZGV4IDAwMDAwMDAwMDAwMC4u OTJlNzU3MjA5NGZmCj4gLS0tIC9kZXYvbnVsbAo+ICsrKyBiL2RyaXZlcnMvbXRkL25hbmQvc3Bp L3NreWhpZ2guYwo+IEBAIC0wLDAgKzEsMTU1IEBACj4gKy8vIFNQRFgtTGljZW5zZS1JZGVudGlm aWVyOiBHUEwtMi4wCj4gKy8qCj4gKyAqIENvcHlyaWdodCAoYykgMjAyMiBTa3lIaWdoIE1lbW9y eSBMaW1pdGVkCj4gKyAqCj4gKyAqIEF1dGhvcjogVGFrYWhpcm8gS3V3YW5vIDx0YWthaGlyby5r dXdhbm9AaW5maW5lb24uY29tPgo+ICsgKi8KPiArCj4gKyNpbmNsdWRlIDxsaW51eC9kZXZpY2Uu aD4KPiArI2luY2x1ZGUgPGxpbnV4L2tlcm5lbC5oPgo+ICsjaW5jbHVkZSA8bGludXgvbXRkL3Nw aW5hbmQuaD4KPiArCj4gKyNkZWZpbmUgU1BJTkFORF9NRlJfU0tZSElHSAkJMHgwMQo+ICsKPiAr I2RlZmluZSBTS1lISUdIX1NUQVRVU19FQ0NfMVRPMl9CSVRGTElQUwkoMSA8PCA0KQo+ICsjZGVm aW5lIFNLWUhJR0hfU1RBVFVTX0VDQ18zVE82X0JJVEZMSVBTCSgyIDw8IDQpCj4gKyNkZWZpbmUg U0tZSElHSF9TVEFUVVNfRUNDX1VOQ09SX0VSUk9SICAJKDMgPDwgNCkKPiArCj4gKyNkZWZpbmUg U0tZSElHSF9DT05GSUdfUFJPVEVDVF9FTglCSVQoMSkKPiArCj4gK3N0YXRpYyBTUElOQU5EX09Q X1ZBUklBTlRTKHJlYWRfY2FjaGVfdmFyaWFudHMsCj4gKwkJU1BJTkFORF9QQUdFX1JFQURfRlJP TV9DQUNIRV9RVUFESU9fT1AoMCwgNCwgTlVMTCwgMCksCj4gKwkJU1BJTkFORF9QQUdFX1JFQURf RlJPTV9DQUNIRV9YNF9PUCgwLCAxLCBOVUxMLCAwKSwKPiArCQlTUElOQU5EX1BBR0VfUkVBRF9G Uk9NX0NBQ0hFX0RVQUxJT19PUCgwLCAyLCBOVUxMLCAwKSwKPiArCQlTUElOQU5EX1BBR0VfUkVB RF9GUk9NX0NBQ0hFX1gyX09QKDAsIDEsIE5VTEwsIDApLAo+ICsJCVNQSU5BTkRfUEFHRV9SRUFE X0ZST01fQ0FDSEVfT1AodHJ1ZSwgMCwgMSwgTlVMTCwgMCksCj4gKwkJU1BJTkFORF9QQUdFX1JF QURfRlJPTV9DQUNIRV9PUChmYWxzZSwgMCwgMSwgTlVMTCwgMCkpOwo+ICsKPiArc3RhdGljIFNQ SU5BTkRfT1BfVkFSSUFOVFMod3JpdGVfY2FjaGVfdmFyaWFudHMsCj4gKwkJU1BJTkFORF9QUk9H X0xPQURfWDQodHJ1ZSwgMCwgTlVMTCwgMCksCj4gKwkJU1BJTkFORF9QUk9HX0xPQUQodHJ1ZSwg MCwgTlVMTCwgMCkpOwo+ICsKPiArc3RhdGljIFNQSU5BTkRfT1BfVkFSSUFOVFModXBkYXRlX2Nh Y2hlX3ZhcmlhbnRzLAo+ICsJCVNQSU5BTkRfUFJPR19MT0FEX1g0KGZhbHNlLCAwLCBOVUxMLCAw KSwKPiArCQlTUElOQU5EX1BST0dfTE9BRChmYWxzZSwgMCwgTlVMTCwgMCkpOwo+ICsKPiArc3Rh dGljIGludCBza3loaWdoX3NwaW5hbmRfb29ibGF5b3V0X2VjYyhzdHJ1Y3QgbXRkX2luZm8gKm10 ZCwgaW50IHNlY3Rpb24sCj4gKwkJCQkJIHN0cnVjdCBtdGRfb29iX3JlZ2lvbiAqcmVnaW9uKQo+ ICt7Cj4gKwlpZiAoc2VjdGlvbikKPiArCQlyZXR1cm4gLUVSQU5HRTsKPiArCj4gKwkvKiBTa3lI aWdoJ3MgZWNjIHBhcml0eSBpcyBzdG9yZWQgaW4gdGhlIGludGVybmFsIGhpZGRlbiBhcmVhIGFu ZCBpcyBub3QgbmVlZGVkIGZvciB0aGVtLiAqLwoKCQkgICAgIEVDQwkJICAgICBhbgoKIm5lZWRl ZCIgaXMgd3JvbmcgaGVyZS4gSnVzdCBzdG9wIGFmdGVyICJhcmVhIgoKCj4gKwlyZWdpb24tPmxl bmd0aCA9IDA7Cj4gKwlyZWdpb24tPm9mZnNldCA9IG10ZC0+b29ic2l6ZTsKPiArCj4gKwlyZXR1 cm4gMDsKPiArfQo+ICsKPiArc3RhdGljIGludCBza3loaWdoX3NwaW5hbmRfb29ibGF5b3V0X2Zy ZWUoc3RydWN0IG10ZF9pbmZvICptdGQsIGludCBzZWN0aW9uLAo+ICsJCQkJCSAgc3RydWN0IG10 ZF9vb2JfcmVnaW9uICpyZWdpb24pCj4gK3sKPiArCWlmIChzZWN0aW9uKQo+ICsJCXJldHVybiAt RVJBTkdFOwo+ICsKPiArCXJlZ2lvbi0+bGVuZ3RoID0gbXRkLT5vb2JzaXplIC0gMjsKPiArCXJl Z2lvbi0+b2Zmc2V0ID0gMjsKPiArCj4gKwlyZXR1cm4gMDsKPiArfQo+ICsKPiArc3RhdGljIGNv bnN0IHN0cnVjdCBtdGRfb29ibGF5b3V0X29wcyBza3loaWdoX3NwaW5hbmRfb29ibGF5b3V0ID0g ewo+ICsJLmVjYyA9IHNreWhpZ2hfc3BpbmFuZF9vb2JsYXlvdXRfZWNjLAo+ICsJLmZyZWUgPSBz a3loaWdoX3NwaW5hbmRfb29ibGF5b3V0X2ZyZWUsCj4gK307Cj4gKwo+ICtzdGF0aWMgaW50IHNr eWhpZ2hfc3BpbmFuZF9lY2NfZ2V0X3N0YXR1cyhzdHJ1Y3Qgc3BpbmFuZF9kZXZpY2UgKnNwaW5h bmQsCj4gKwkJCQkgIHU4IHN0YXR1cykKPiArewo+ICsJLyogU0hNCj4gKwkgKiAwMCA6IE5vIGJp dC1mbGlwCj4gKwkgKiAwMSA6IDEtMiBlcnJvcnMgY29ycmVjdGVkCj4gKwkgKiAxMCA6IDMtNiBl cnJvcnMgY29ycmVjdGVkICAgICAgICAgCj4gKwkgKiAxMSA6IHVuY29ycmVjdGFibGUKPiArCSAq LwoKVGhhbmtzIGZvciB0aGUgY29tbWVudCBidXQgdGhlIHN3aXRjaCBjYXNlIGxvb2tzIHJhdGhl cgpzdHJhaWdodGZvcndhcmQsIGl0IGlzIHNlbGYtc3VmZmljaWVudCBpbiB0aGlzIGNhc2UuCgo+ ICsKPiArCXN3aXRjaCAoc3RhdHVzICYgU1RBVFVTX0VDQ19NQVNLKSB7Cj4gKwljYXNlIFNUQVRV U19FQ0NfTk9fQklURkxJUFM6Cj4gKwkJcmV0dXJuIDA7Cj4gKwo+ICsJY2FzZSBTS1lISUdIX1NU QVRVU19FQ0NfMVRPMl9CSVRGTElQUzoKPiArCQlyZXR1cm4gMjsKPiArCj4gKyAJY2FzZSBTS1lI SUdIX1NUQVRVU19FQ0NfM1RPNl9CSVRGTElQUzoKPiArCQlyZXR1cm4gNjsgCj4gKwo+ICsgCWNh c2UgU0tZSElHSF9TVEFUVVNfRUNDX1VOQ09SX0VSUk9SOgo+ICsJCXJldHVybiAtRUJBRE1TRzs7 Cj4gKwo+ICsJZGVmYXVsdDoKPiArCQlicmVhazsKCkkgZ3Vlc3MgeW91IGNhbiBkaXJlY3RseSBj YWxsIHJldHVybiAtRUlOVkFMIGhlcmU/Cgo+ICsJfQo+ICsKPiArCXJldHVybiAtRUlOVkFMOwo+ ICt9Cj4gKwo+ICtzdGF0aWMgY29uc3Qgc3RydWN0IHNwaW5hbmRfaW5mbyBza3loaWdoX3NwaW5h bmRfdGFibGVbXSA9IHsKPiArCVNQSU5BTkRfSU5GTygiUzM1TUwwMUczMDEiLAo+ICsJCSAgICAg U1BJTkFORF9JRChTUElOQU5EX1JFQURJRF9NRVRIT0RfT1BDT0RFX0RVTU1ZLCAweDE1KSwKPiAr CQkgICAgIE5BTkRfTUVNT1JHKDEsIDIwNDgsIDY0LCA2NCwgMTAyNCwgMjAsIDEsIDEsIDEpLAo+ ICsJCSAgICAgTkFORF9FQ0NSRVEoNiwgMzIpLAo+ICsJCSAgICAgU1BJTkFORF9JTkZPX09QX1ZB UklBTlRTKCZyZWFkX2NhY2hlX3ZhcmlhbnRzLAo+ICsJCQkJCSAgICAgICZ3cml0ZV9jYWNoZV92 YXJpYW50cywKPiArCQkJCQkgICAgICAmdXBkYXRlX2NhY2hlX3ZhcmlhbnRzKSwKPiArCQkgICAg IFNQSU5BTkRfT05fRElFX0VDQ19NQU5EQVRPUlksCj4gKwkJICAgICBTUElOQU5EX0VDQ0lORk8o JnNreWhpZ2hfc3BpbmFuZF9vb2JsYXlvdXQsCj4gKwkJICAgICAJCSAgICAgc2t5aGlnaF9zcGlu YW5kX2VjY19nZXRfc3RhdHVzKSksCj4gKwlTUElOQU5EX0lORk8oIlMzNU1MMDFHMzAwIiwKPiAr CQkgICAgIFNQSU5BTkRfSUQoU1BJTkFORF9SRUFESURfTUVUSE9EX09QQ09ERV9EVU1NWSwgMHgx NCksCj4gKwkJICAgICBOQU5EX01FTU9SRygxLCAyMDQ4LCAxMjgsIDY0LCAxMDI0LCAyMCwgMSwg MSwgMSksCj4gKwkJICAgICBOQU5EX0VDQ1JFUSg2LCAzMiksCj4gKwkJICAgICBTUElOQU5EX0lO Rk9fT1BfVkFSSUFOVFMoJnJlYWRfY2FjaGVfdmFyaWFudHMsCj4gKwkJCQkJICAgICAgJndyaXRl X2NhY2hlX3ZhcmlhbnRzLAo+ICsJCQkJCSAgICAgICZ1cGRhdGVfY2FjaGVfdmFyaWFudHMpLAo+ ICsJCSAgICAgU1BJTkFORF9PTl9ESUVfRUNDX01BTkRBVE9SWSwKPiArCQkgICAgIFNQSU5BTkRf RUNDSU5GTygmc2t5aGlnaF9zcGluYW5kX29vYmxheW91dCwKPiArCQkgICAgIAkJICAgICBza3lo aWdoX3NwaW5hbmRfZWNjX2dldF9zdGF0dXMpKSwKPiArCVNQSU5BTkRfSU5GTygiUzM1TUwwMkcz MDAiLAo+ICsJCSAgICAgU1BJTkFORF9JRChTUElOQU5EX1JFQURJRF9NRVRIT0RfT1BDT0RFX0RV TU1ZLCAweDI1KSwKPiArCQkgICAgIE5BTkRfTUVNT1JHKDEsIDIwNDgsIDEyOCwgNjQsIDIwNDgs IDQwLCAyLCAxLCAxKSwKPiArCQkgICAgIE5BTkRfRUNDUkVRKDYsIDMyKSwKPiArCQkgICAgIFNQ SU5BTkRfSU5GT19PUF9WQVJJQU5UUygmcmVhZF9jYWNoZV92YXJpYW50cywKPiArCQkJCQkgICAg ICAmd3JpdGVfY2FjaGVfdmFyaWFudHMsCj4gKwkJCQkJICAgICAgJnVwZGF0ZV9jYWNoZV92YXJp YW50cyksCj4gKwkJICAgICBTUElOQU5EX09OX0RJRV9FQ0NfTUFOREFUT1JZLAo+ICsJCSAgICAg U1BJTkFORF9FQ0NJTkZPKCZza3loaWdoX3NwaW5hbmRfb29ibGF5b3V0LAo+ICsJCSAgICAgCQkg ICAgIHNreWhpZ2hfc3BpbmFuZF9lY2NfZ2V0X3N0YXR1cykpLAo+ICsJU1BJTkFORF9JTkZPKCJT MzVNTDA0RzMwMCIsCj4gKwkJICAgICBTUElOQU5EX0lEKFNQSU5BTkRfUkVBRElEX01FVEhPRF9P UENPREVfRFVNTVksIDB4MzUpLAo+ICsJCSAgICAgTkFORF9NRU1PUkcoMSwgMjA0OCwgMTI4LCA2 NCwgNDA5NiwgODAsIDIsIDEsIDEpLAo+ICsJCSAgICAgTkFORF9FQ0NSRVEoNiwgMzIpLAo+ICsJ CSAgICAgU1BJTkFORF9JTkZPX09QX1ZBUklBTlRTKCZyZWFkX2NhY2hlX3ZhcmlhbnRzLAo+ICsJ CQkJCSAgICAgICZ3cml0ZV9jYWNoZV92YXJpYW50cywKPiArCQkJCQkgICAgICAmdXBkYXRlX2Nh Y2hlX3ZhcmlhbnRzKSwKPiArCQkgICAgIFNQSU5BTkRfT05fRElFX0VDQ19NQU5EQVRPUlksCj4g KwkJICAgICBTUElOQU5EX0VDQ0lORk8oJnNreWhpZ2hfc3BpbmFuZF9vb2JsYXlvdXQsCj4gKwkJ ICAgICAJCSAgICAgc2t5aGlnaF9zcGluYW5kX2VjY19nZXRfc3RhdHVzKSksCj4gK307Cj4gKwo+ ICtzdGF0aWMgaW50IHNreWhpZ2hfc3BpbmFuZF9pbml0KHN0cnVjdCBzcGluYW5kX2RldmljZSAq c3BpbmFuZCkKPiArewo+ICsJcmV0dXJuIHNwaW5hbmRfd3JpdGVfcmVnX29wKHNwaW5hbmQsIFJF R19CTE9DS19MT0NLLAo+ICsJCQkJICAgIFNLWUhJR0hfQ09ORklHX1BST1RFQ1RfRU4pOwoKSXMg dGhpcyByZWFsbHkgcmVsZXZhbnQ/IElzbid0IHRoZXJlIGFuIEFQSSBmb3IgdGhlIGJsb2NrIGxv Y2sKbWVjaGFuaXNtPwoKPiArfQo+ICsKPiArc3RhdGljIGNvbnN0IHN0cnVjdCBzcGluYW5kX21h bnVmYWN0dXJlcl9vcHMgc2t5aGlnaF9zcGluYW5kX21hbnVmX29wcyA9IHsKPiArCS5pbml0ID0g c2t5aGlnaF9zcGluYW5kX2luaXQsCj4gKyB9Owo+ICsKPiArY29uc3Qgc3RydWN0IHNwaW5hbmRf bWFudWZhY3R1cmVyIHNreWhpZ2hfc3BpbmFuZF9tYW51ZmFjdHVyZXIgPSB7Cj4gKwkuaWQgPSBT UElOQU5EX01GUl9TS1lISUdILAo+ICsJLm5hbWUgPSAiU2t5SGlnaCIsCj4gKwkuY2hpcHMgPSBz a3loaWdoX3NwaW5hbmRfdGFibGUsCj4gKwkubmNoaXBzID0gQVJSQVlfU0laRShza3loaWdoX3Nw aW5hbmRfdGFibGUpLAo+ICsJLm9wcyA9ICZza3loaWdoX3NwaW5hbmRfbWFudWZfb3BzLAo+ICt9 Owo+IGRpZmYgLS1naXQgYS9pbmNsdWRlL2xpbnV4L210ZC9zcGluYW5kLmggYi9pbmNsdWRlL2xp bnV4L210ZC9zcGluYW5kLmgKPiBvbGQgbW9kZSAxMDA2NDQKPiBuZXcgbW9kZSAxMDA3NTUKPiBp bmRleCBiYWRiNGMxYWMwNzkuLjBlMTM1MDc2ZGYyNAo+IC0tLSBhL2luY2x1ZGUvbGludXgvbXRk L3NwaW5hbmQuaAo+ICsrKyBiL2luY2x1ZGUvbGludXgvbXRkL3NwaW5hbmQuaAo+IEBAIC0yNjgs NiArMjY4LDcgQEAgZXh0ZXJuIGNvbnN0IHN0cnVjdCBzcGluYW5kX21hbnVmYWN0dXJlciBnaWdh ZGV2aWNlX3NwaW5hbmRfbWFudWZhY3R1cmVyOwo+ICBleHRlcm4gY29uc3Qgc3RydWN0IHNwaW5h bmRfbWFudWZhY3R1cmVyIG1hY3Jvbml4X3NwaW5hbmRfbWFudWZhY3R1cmVyOwo+ICBleHRlcm4g Y29uc3Qgc3RydWN0IHNwaW5hbmRfbWFudWZhY3R1cmVyIG1pY3Jvbl9zcGluYW5kX21hbnVmYWN0 dXJlcjsKPiAgZXh0ZXJuIGNvbnN0IHN0cnVjdCBzcGluYW5kX21hbnVmYWN0dXJlciBwYXJhZ29u X3NwaW5hbmRfbWFudWZhY3R1cmVyOwo+ICtleHRlcm4gY29uc3Qgc3RydWN0IHNwaW5hbmRfbWFu dWZhY3R1cmVyIHNreWhpZ2hfc3BpbmFuZF9tYW51ZmFjdHVyZXI7Cj4gIGV4dGVybiBjb25zdCBz dHJ1Y3Qgc3BpbmFuZF9tYW51ZmFjdHVyZXIgdG9zaGliYV9zcGluYW5kX21hbnVmYWN0dXJlcjsK PiAgZXh0ZXJuIGNvbnN0IHN0cnVjdCBzcGluYW5kX21hbnVmYWN0dXJlciB3aW5ib25kX3NwaW5h bmRfbWFudWZhY3R1cmVyOwo+ICBleHRlcm4gY29uc3Qgc3RydWN0IHNwaW5hbmRfbWFudWZhY3R1 cmVyIHh0eF9zcGluYW5kX21hbnVmYWN0dXJlcjsKPiBAQCAtMzEyLDYgKzMxMyw3IEBAIHN0cnVj dCBzcGluYW5kX2VjY19pbmZvIHsKPiAgCj4gICNkZWZpbmUgU1BJTkFORF9IQVNfUUVfQklUCQlC SVQoMCkKPiAgI2RlZmluZSBTUElOQU5EX0hBU19DUl9GRUFUX0JJVAkJQklUKDEpCj4gKyNkZWZp bmUgU1BJTkFORF9PTl9ESUVfRUNDX01BTkRBVE9SWQlCSVQoMikJLyogU0hNICovCgpJZiB3ZSBn byB0aGlzIHJvdXRlLCB0aGVuICJtYW5kYXRvcnkiIGlzIG5vdCByZWxldmFudCBoZXJlLCB3ZSBz aGFsbApjb252ZXkgdGhlIGZhY3QgdGhhdCB0aGUgb24tZGllIEVDQyBlbmdpbmUgY2Fubm90IGJl IGRpc2FibGVkIGFuZCBhcwptZW50aW9uZWQgYWJvdmUsIHRoZXJlIGFyZSBvdGhlciBpbXBhY3Rz LgoKPiAgCj4gIC8qKgo+ICAgKiBzdHJ1Y3Qgc3BpbmFuZF9vbmRpZV9lY2NfY29uZiAtIHByaXZh dGUgU1BJLU5BTkQgb24tZGllIEVDQyBlbmdpbmUgc3RydWN0dXJlCj4gQEAgLTUxOCw1ICs1MjAs NiBAQCBpbnQgc3BpbmFuZF9tYXRjaF9hbmRfaW5pdChzdHJ1Y3Qgc3BpbmFuZF9kZXZpY2UgKnNw aW5hbmQsCj4gIAo+ICBpbnQgc3BpbmFuZF91cGRfY2ZnKHN0cnVjdCBzcGluYW5kX2RldmljZSAq c3BpbmFuZCwgdTggbWFzaywgdTggdmFsKTsKPiAgaW50IHNwaW5hbmRfc2VsZWN0X3RhcmdldChz dHJ1Y3Qgc3BpbmFuZF9kZXZpY2UgKnNwaW5hbmQsIHVuc2lnbmVkIGludCB0YXJnZXQpOwo+ICtp bnQgc3BpbmFuZF93cml0ZV9yZWdfb3Aoc3RydWN0IHNwaW5hbmRfZGV2aWNlICpzcGluYW5kLCB1 OCByZWcsIHU4IHZhbCk7Cj4gIAo+ICAjZW5kaWYgLyogX19MSU5VWF9NVERfU1BJTkFORF9IICov CgoKVGhhbmtzLApNaXF1w6hsCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX18KTGludXggTVREIGRpc2N1c3Npb24gbWFpbGluZyBsaXN0Cmh0dHA6 Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGludXgtbXRkLwo=