From: Bin Meng <bmeng.cn@gmail.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 22/47] P1020: dts: Added PCIe DT nodes
Date: Mon, 26 Aug 2019 22:49:38 +0800 [thread overview]
Message-ID: <CAEUhbmVN6QePzqL2KUQgqGFbeL_id3Z3y8U11uypa0UFRSFW9A@mail.gmail.com> (raw)
In-Reply-To: <20190723130938.47805-23-Zhiqiang.Hou@nxp.com>
Hi Zhiqiang,
On Tue, Jul 23, 2019 at 9:33 PM Hou Zhiqiang <Zhiqiang.Hou@nxp.com> wrote:
>
> P1020 integrated 2 PCIe controllers, which is compatible with
> the PCI Expressâ„¢ Base Specification, Revision 1.0a, and this
> patch is to add DT node for each PCIe controller.
>
> Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
> ---
> arch/powerpc/dts/p1020-post.dtsi | 20 ++++++++++++++++++++
> arch/powerpc/dts/p1020rdb-pc.dts | 12 ++++++++++++
> arch/powerpc/dts/p1020rdb-pc_36b.dts | 12 ++++++++++++
> arch/powerpc/dts/p1020rdb-pd.dts | 12 ++++++++++++
> 4 files changed, 56 insertions(+)
>
> diff --git a/arch/powerpc/dts/p1020-post.dtsi b/arch/powerpc/dts/p1020-post.dtsi
> index e1a4f50..1e5e678 100644
> --- a/arch/powerpc/dts/p1020-post.dtsi
> +++ b/arch/powerpc/dts/p1020-post.dtsi
> @@ -25,3 +25,23 @@
> last-interrupt-source = <255>;
> };
> };
> +
> +/* PCIe controller base address 0x9000 */
> +&pci1 {
> + compatible = "fsl,pcie-p1_p2", "fsl,pcie-fsl-qoriq";
> + law_trgt_if = <1>;
> + #address-cells = <3>;
> + #size-cells = <2>;
> + device_type = "pci";
> + bus-range = <0x0 0xff>;
> +};
> +
> +/* PCIe controller base address 0xa000 */
> +&pci0 {
> + compatible = "fsl,pcie-p1_p2", "fsl,pcie-fsl-qoriq";
> + law_trgt_if = <2>;
> + #address-cells = <3>;
> + #size-cells = <2>;
> + device_type = "pci";
> + bus-range = <0x0 0xff>;
> +};
> diff --git a/arch/powerpc/dts/p1020rdb-pc.dts b/arch/powerpc/dts/p1020rdb-pc.dts
> index fd68b8b..7ebaa61 100644
> --- a/arch/powerpc/dts/p1020rdb-pc.dts
> +++ b/arch/powerpc/dts/p1020rdb-pc.dts
> @@ -18,6 +18,18 @@
> soc: soc at ffe00000 {
> ranges = <0x0 0x0 0xffe00000 0x100000>;
> };
> +
> + pci1: pcie at ffe09000 {
Why this is named as pci1?
> + reg = <0x0 0xffe09000 0x0 0x1000>; /* registers */
Shouldn't the <reg> property be put in the dtsi file?
> + ranges = <0x01000000 0x0 0x00000000 0x0 0xffc10000 0x0 0x00010000 /* downstream I/O */
> + 0x02000000 0x0 0xa0000000 0x0 0xa0000000 0x0 0x20000000>; /* non-prefetchable memory */
> + };
> +
> + pci0: pcie at ffe0a000 {
and this is pci0?
> + reg = <0x0 0xffe0a000 0x0 0x1000>; /* registers */
> + ranges = <0x01000000 0x0 0x00000000 0x0 0xffc00000 0x0 0x00010000 /* downstream I/O */
> + 0x02000000 0x0 0x80000000 0x0 0x80000000 0x0 0x20000000>; /* non-prefetchable memory */
> + };
> };
>
> /include/ "p1020-post.dtsi"
> diff --git a/arch/powerpc/dts/p1020rdb-pc_36b.dts b/arch/powerpc/dts/p1020rdb-pc_36b.dts
> index a23d031..c0e5ef4 100644
> --- a/arch/powerpc/dts/p1020rdb-pc_36b.dts
> +++ b/arch/powerpc/dts/p1020rdb-pc_36b.dts
> @@ -18,6 +18,18 @@
> soc: soc at fffe00000 {
> ranges = <0x0 0xf 0xffe00000 0x100000>;
> };
> +
> + pci1: pcie at fffe09000 {
> + reg = <0xf 0xffe09000 0x0 0x1000>; /* registers */
> + ranges = <0x01000000 0x0 0x00000000 0xf 0xffc10000 0x0 0x00010000 /* downstream I/O */
> + 0x02000000 0x0 0xc0000000 0xc 0x20000000 0x0 0x20000000>; /* non-prefetchable memory */
> + };
> +
> + pci0: pcie at fffe0a000 {
> + reg = <0xf 0xffe0a000 0x0 0x1000>; /* registers */
> + ranges = <0x01000000 0x0 0x00000000 0xf 0xffc00000 0x0 0x00010000 /* downstream I/O */
> + 0x02000000 0x0 0x80000000 0xc 0x00000000 0x0 0x20000000>; /* non-prefetchable memory */
> + };
> };
>
> /include/ "p1020-post.dtsi"
> diff --git a/arch/powerpc/dts/p1020rdb-pd.dts b/arch/powerpc/dts/p1020rdb-pd.dts
> index 81f25a3..21174a0 100644
> --- a/arch/powerpc/dts/p1020rdb-pd.dts
> +++ b/arch/powerpc/dts/p1020rdb-pd.dts
> @@ -18,6 +18,18 @@
> soc: soc at ffe00000 {
> ranges = <0x0 0x0 0xffe00000 0x100000>;
> };
> +
> + pci1: pcie at ffe09000 {
> + reg = <0x0 0xffe09000 0x0 0x1000>; /* registers */
> + ranges = <0x01000000 0x0 0x00000000 0x0 0xffc10000 0x0 0x00010000 /* downstream I/O */
> + 0x02000000 0x0 0xa0000000 0x0 0xa0000000 0x0 0x20000000>; /* non-prefetchable memory */
> + };
> +
> + pci0: pcie at ffe0a000 {
> + reg = <0x0 0xffe0a000 0x0 0x1000>; /* registers */
> + ranges = <0x01000000 0x0 0x00000000 0x0 0xffc00000 0x0 0x00010000 /* downstream I/O */
> + 0x02000000 0x0 0x80000000 0x0 0x80000000 0x0 0x20000000>; /* non-prefetchable memory */
> + };
> };
>
> /include/ "p1020-post.dtsi"
> --
Regards,
Bin
next prev parent reply other threads:[~2019-08-26 14:49 UTC|newest]
Thread overview: 114+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-07-23 13:08 [U-Boot] [PATCH 00/47] powerpc: Enable PCIe DM drvier for some platforms Hou Zhiqiang
2019-07-23 13:08 ` [U-Boot] [PATCH 01/47] powerpc: T208xRDB: Compile legacy PCIe routines conditionally Hou Zhiqiang
2019-08-26 14:47 ` Bin Meng
2019-07-23 13:08 ` [U-Boot] [PATCH 02/47] powerpc: T208xRDB: Disable legacy PCIe driver when DM_PCI is enabled Hou Zhiqiang
2019-08-26 14:47 ` Bin Meng
2019-07-23 13:08 ` [U-Boot] [PATCH 03/47] configs: T2080RDB: Enable PCIe driver Hou Zhiqiang
2019-08-26 14:47 ` Bin Meng
2019-08-27 2:05 ` Z.q. Hou
2019-08-27 2:50 ` Bin Meng
2019-08-27 3:09 ` Z.q. Hou
2019-08-27 4:43 ` Bin Meng
2019-07-23 13:08 ` [U-Boot] [PATCH 04/47] powerpc: T4RDB: Compile legacy PCIe routines conditionally Hou Zhiqiang
2019-08-26 14:48 ` Bin Meng
2019-07-23 13:08 ` [U-Boot] [PATCH 05/47] dm: pcie_fsl: Add T4240 PCIe support Hou Zhiqiang
2019-08-26 14:48 ` Bin Meng
2019-07-23 13:08 ` [U-Boot] [PATCH 06/47] t4240: dts: Added PCIe DT nodes Hou Zhiqiang
2019-08-26 14:48 ` Bin Meng
2019-07-23 13:08 ` [U-Boot] [PATCH 07/47] powerpc: T4240RDB: Disable legacy PCIe driver when DM_PCI is enabled Hou Zhiqiang
2019-08-26 14:48 ` Bin Meng
2019-07-23 13:08 ` [U-Boot] [PATCH 08/47] configs: T4240RDB: Enable PCIe driver Hou Zhiqiang
2019-08-26 14:48 ` Bin Meng
2019-08-27 4:44 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 09/47] powerpc: T102xRDB: Compile legacy PCIe routines conditionally Hou Zhiqiang
2019-08-26 14:48 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 10/47] dm: pcie_fsl: Add T102x PCIe support Hou Zhiqiang
2019-08-26 14:48 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 11/47] t102x: dts: Added PCIe DT nodes Hou Zhiqiang
2019-08-26 14:48 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 12/47] powerpc: T102xRDB: Remove the useless macro CONFIG_ARCH_T1040 Hou Zhiqiang
2019-08-26 14:48 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 13/47] powerpc: T102xRDB: Disable legacy PCIe driver when DM_PCI is enabled Hou Zhiqiang
2019-08-26 14:48 ` Bin Meng
2019-08-27 2:33 ` Z.q. Hou
2019-08-27 2:47 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 14/47] configs: T1024RDB: Enable PCIe driver Hou Zhiqiang
2019-08-27 4:44 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 15/47] powerpc: T104xRDB: Compile legacy PCIe routines conditionally Hou Zhiqiang
2019-08-26 14:49 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 16/47] dm: pcie_fsl: Add T104x PCIe support Hou Zhiqiang
2019-08-26 14:49 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 17/47] t104x: dts: Added PCIe DT nodes Hou Zhiqiang
2019-08-26 14:49 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 18/47] powerpc: T104xRDB: Disable legacy PCIe driver when DM_PCI is enabled Hou Zhiqiang
2019-08-26 14:49 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 19/47] configs: T1042D4RDB: Enable PCIe driver Hou Zhiqiang
2019-08-27 4:45 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 20/47] powerpc: p1_p2_rdb: Compile legacy PCIe routines conditionally Hou Zhiqiang
2019-08-26 14:49 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 21/47] dm: pcie_fsl: Add PCIe support for P1 and P2 series SoCs Hou Zhiqiang
2019-08-26 14:49 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 22/47] P1020: dts: Added PCIe DT nodes Hou Zhiqiang
2019-08-26 14:49 ` Bin Meng [this message]
2019-08-27 2:46 ` Z.q. Hou
2019-08-27 2:58 ` Bin Meng
2019-08-27 3:20 ` Z.q. Hou
2019-08-27 4:45 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 23/47] powerpc: p1_p2_rdb: Disable legacy PCIe driver when DM_PCI is enabled Hou Zhiqiang
2019-08-26 14:49 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 24/47] configs: P1020RDB: Enable PCIe driver Hou Zhiqiang
2019-08-27 4:46 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 25/47] P2020: dts: Added PCIe DT nodes Hou Zhiqiang
2019-08-26 14:49 ` Bin Meng
2019-08-27 2:52 ` Z.q. Hou
2019-08-27 2:55 ` Bin Meng
2019-08-27 3:14 ` Z.q. Hou
2019-08-27 4:47 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 26/47] configs: P2020RDB: Enable PCIe driver Hou Zhiqiang
2019-08-27 4:47 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 27/47] powerpc: p_corenet: Compile legacy PCIe routines conditionally Hou Zhiqiang
2019-08-26 14:49 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 28/47] dm: pcie_fsl: Add P2041 PCIe support Hou Zhiqiang
2019-08-26 14:49 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 29/47] P2041: dts: Added PCIe DT nodes Hou Zhiqiang
2019-08-26 14:49 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 30/47] powerpc: P2041RDB: Disable legacy PCIe driver when DM_PCI is enabled Hou Zhiqiang
2019-08-26 14:49 ` Bin Meng
2019-08-27 2:56 ` Z.q. Hou
2019-08-27 4:48 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 31/47] configs: P2041RDB: Enable PCIe driver Hou Zhiqiang
2019-08-27 4:48 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 32/47] dm: pcie_fsl: Add P3041 PCIe support Hou Zhiqiang
2019-08-26 14:50 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 33/47] P3041: dts: Added PCIe DT nodes Hou Zhiqiang
2019-08-26 14:50 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 34/47] powerpc: corenet_ds: Disable legacy PCIe driver when DM_PCI is enabled Hou Zhiqiang
2019-08-26 14:50 ` Bin Meng
2019-08-27 3:02 ` Z.q. Hou
2019-08-27 4:48 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 35/47] configs: P3041DS: Enable PCIe driver Hou Zhiqiang
2019-08-27 4:49 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 36/47] dm: pcie_fsl: Add P4080 PCIe support Hou Zhiqiang
2019-08-26 14:50 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 37/47] P4080: dts: Added PCIe DT nodes Hou Zhiqiang
2019-08-26 14:50 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 38/47] configs: P4080DS: Enable PCIe driver Hou Zhiqiang
2019-08-27 4:49 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 39/47] dm: pcie_fsl: Add P5040 PCIe support Hou Zhiqiang
2019-08-26 14:50 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 40/47] P5040: dts: Added PCIe DT nodes Hou Zhiqiang
2019-08-26 14:50 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 41/47] configs: P5040DS: Enable PCIe driver Hou Zhiqiang
2019-08-27 4:49 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 42/47] powerpc: MPC8548CDS: Compile legacy PCIe routines conditionally Hou Zhiqiang
2019-08-26 14:50 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 43/47] powerpc: MPC85xxCDS: Disable legacy PCI fixup when DM_PCI is selected Hou Zhiqiang
2019-08-26 14:50 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 44/47] dm: pcie_fsl: Add MPC8548 PCIe support Hou Zhiqiang
2019-08-26 14:50 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 45/47] MPC8548: dts: Added PCIe DT node Hou Zhiqiang
2019-08-26 14:50 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 46/47] powerpc: MPC8548CDS: Disable legacy PCIe driver when DM_PCI is enabled Hou Zhiqiang
2019-08-26 14:50 ` Bin Meng
2019-07-23 13:09 ` [U-Boot] [PATCH 47/47] configs: MPC8548CDS: Enable PCIe driver Hou Zhiqiang
2019-08-27 4:50 ` Bin Meng
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAEUhbmVN6QePzqL2KUQgqGFbeL_id3Z3y8U11uypa0UFRSFW9A@mail.gmail.com \
--to=bmeng.cn@gmail.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.