From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:55867)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1Z4rjv-0007I9-MO
	for qemu-devel@nongnu.org; Tue, 16 Jun 2015 10:21:24 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1Z4rjs-0002qt-Uy
	for qemu-devel@nongnu.org; Tue, 16 Jun 2015 10:21:23 -0400
Received: from mail-yk0-f178.google.com ([209.85.160.178]:33384)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1Z4rjs-0002ql-RC
	for qemu-devel@nongnu.org; Tue, 16 Jun 2015 10:21:20 -0400
Received: by ykfr66 with SMTP id r66so14526716ykf.0
	for <qemu-devel@nongnu.org>; Tue, 16 Jun 2015 07:21:20 -0700 (PDT)
MIME-Version: 1.0
In-Reply-To: <1434461850-4104-1-git-send-email-aurelioremonda@gmail.com>
References: <1434461850-4104-1-git-send-email-aurelioremonda@gmail.com>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Tue, 16 Jun 2015 15:20:59 +0100
Message-ID: <CAFEAcA9S61Aa8v=-HRd_J9ERYj+Rt-n2CZFYAhfJAgMcCkSRAA@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8
Subject: Re: [Qemu-devel] [PATCH V4] Target-arm: Add the Cortex-M4 CPU
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: "Aurelio C. Remonda" <aurelioremonda@gmail.com>
Cc: Liviu Ionescu <ilg@livius.net>, Daniel Gutson <daniel.gutson@tallertechnologies.com>, QEMU Developers <qemu-devel@nongnu.org>, Martin Galvan <martin.galvan@tallertechnologies.com>

On 16 June 2015 at 14:37, Aurelio C. Remonda <aurelioremonda@gmail.com> wrote:
> This patch adds the Cortex-M4 CPU. The M4 is basically the
> same as the M3, the main differences being the DSP instructions and an
> optional FPU. Created an ARM_FEATURE_THUMB_DSP to be added to any non-M
> thumb2-compatible CPU that uses DSP instructions, and manually added it to
> the M4 in its initfn. The THUMB_DSP feature was created in a different patch
> along with the bit checking on each DSP instruction. Only no-FPU cortex-M4 is
> implemented here, cortex-M4F is not because the core target-arm code doesn't
> support the M-profile FPU model yet.
>
> Signed-off-by: Aurelio C. Remonda <aurelioremonda@gmail.com>

Applied to target-arm.next, thanks.

-- PMM