messages from 2021-03-11 13:49:50 to 2021-03-12 15:49:15 UTC [more...]
[Intel-gfx] [RFC 0/6] Default request/fence expiry + watchdog
2021-03-12 15:46 UTC
[Intel-gfx] [PATCH] i915: Drop relocation support on all new hardware
2021-03-12 15:20 UTC (23+ messages)
` [Intel-gfx] [PATCH] i915: Drop relocation support on all new hardware (v3)
` [Intel-gfx] [PATCH] drm/i915/gem: Drop relocation support on all new hardware (v4)
[Intel-gfx] [PATCH] drm/i915/display/psr: Add sink not reliable check to intel_psr_work()
2021-03-12 14:42 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
[Intel-gfx] [PATCH] drm/i915/psr: Configure and Program IO buffer Wake and Fast Wake
2021-03-12 14:24 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/psr: Configure and Program IO buffer Wake and Fast Wake (rev2)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] i915: Drop legacy execbuffer support
2021-03-12 14:15 UTC (7+ messages)
[Intel-gfx] [PATCH 0/6] drm/i915: More SAGV related fixes/cleanups
2021-03-12 12:45 UTC (14+ messages)
` [Intel-gfx] [PATCH 2/6] drm/i915: Tighten SAGV constraint for pre-tgl
` [Intel-gfx] [PATCH 3/6] drm/i915: Check SAGV wm min_ddb_alloc rather than plane_res_b
` [Intel-gfx] [PATCH 4/6] drm/i915: Calculate min_ddb_alloc for trans_wm
` [Intel-gfx] [PATCH 5/6] drm/i915: Extract skl_check_wm_level() and skl_check_nv12_wm_level()
` [Intel-gfx] [PATCH 6/6] drm/i915: s/plane_res_b/blocks/ etc
[Intel-gfx] [PATCH 0/1] drm/i915: Start disabling pread/pwrite ioctl's for future platforms
2021-03-12 11:37 UTC (5+ messages)
` [Intel-gfx] [PATCH 0/1]drm/i915: Disable pread/pwrite ioctl's for future platforms (v2)
` [Intel-gfx] [PATCH 1/1] drm/i915: "
[Intel-gfx] [PATCH] drm/i915: Workaround async flip + VT-d corruption on HSW/BDW
2021-03-12 10:24 UTC (2+ messages)
[Intel-gfx] [Linaro-mm-sig] [PATCH 1/2] dma-buf: Require VM_PFNMAP vma for mmap
2021-03-12 7:51 UTC (15+ messages)
[Intel-gfx] [PULL] drm-intel-fixes
2021-03-12 2:57 UTC (3+ messages)
[Intel-gfx] [PATCH 00/56] Introduce Alder Lake-P
2021-03-11 23:14 UTC (60+ messages)
` [Intel-gfx] [PATCH 01/56] drm/i915/display: Convert gen5/gen6 tests to IS_IRONLAKE/IS_SANDYBRIDGE
` [Intel-gfx] [PATCH 02/56] drm/i915: Add DISPLAY_VER()
` [Intel-gfx] [PATCH 03/56] drm/i915/display: Eliminate most usage of INTEL_GEN()
` [Intel-gfx] [PATCH 04/56] drm/i915: Convert INTEL_GEN() to DISPLAY_VER() as appropriate in intel_pm.c
` [Intel-gfx] [PATCH 05/56] drm/i915: Convert INTEL_GEN() to DISPLAY_VER() as appropriate in i915_irq.c
` [Intel-gfx] [PATCH 06/56] drm/i915/display: Simplify GLK display version tests
` [Intel-gfx] [PATCH 07/56] drm/i915/xelpd: add XE_LPD display characteristics
` [Intel-gfx] [PATCH 08/56] drm/i915/xelpd: Handle proper AUX interrupt bits
` [Intel-gfx] [PATCH 09/56] drm/i915/xelpd: Enhanced pipe underrun reporting
` [Intel-gfx] [PATCH 10/56] drm/i915/xelpd: Define plane capabilities
` [Intel-gfx] [PATCH 11/56] drm/i915/xelpd: Support 128k plane stride
` [Intel-gfx] [PATCH 12/56] drm/i915/xelpd: Handle new location of outputs D and E
` [Intel-gfx] [PATCH 13/56] drm/i915/xelpd: Add XE_LPD power wells
` [Intel-gfx] [PATCH 14/56] drm/i915/xelpd: Handle LPSP for XE_LPD
` [Intel-gfx] [PATCH 15/56] drm/i915/xelpd: Increase maximum watermark lines to 255
` [Intel-gfx] [PATCH 16/56] drm/i915/xelpd: Required bandwidth increases when VT-d is active
` [Intel-gfx] [PATCH 17/56] drm/i915/xelpd: Add Wa_14011503030
` [Intel-gfx] [PATCH 18/56] drm/i915/display/dsc: Refactor intel_dp_dsc_compute_bpp
` [Intel-gfx] [PATCH 19/56] drm/i915/xelpd: Support DP1.4 compression BPPs
` [Intel-gfx] [PATCH 20/56] drm/i915: Get slice height before computing rc params
` [Intel-gfx] [PATCH 21/56] drm/i915/xelpd: Calculate VDSC RC parameters
` [Intel-gfx] [PATCH 22/56] drm/i915/xelpd: Add rc_qp_table for rcparams calculation
` [Intel-gfx] [PATCH 23/56] drm/i915/xelpd: Add VRR guardband for VRR CTL
` [Intel-gfx] [PATCH 24/56] drm/i915/adl_p: Add PCI Devices IDs
` [Intel-gfx] [PATCH 25/56] drm/i915/adl_p: ADL_P device info enabling
` [Intel-gfx] [PATCH 26/56] drm/i915/adl_p: Add PCH support
` [Intel-gfx] [PATCH 27/56] drm/i915/adl_p: Add dedicated SAGV watermarks
` [Intel-gfx] [PATCH 28/56] drm/i915/adl_p: Extend PLANE_WM bits for blocks & lines
` [Intel-gfx] [PATCH 29/56] drm/i915/adl_p: Load DMC
` [Intel-gfx] [PATCH 30/56] drm/i915/adl_p: Setup ports/phys
` [Intel-gfx] [PATCH 31/56] drm/i915/adl_p: Add cdclk support for ADL-P
` [Intel-gfx] [PATCH 32/56] drm/i915/display/tc: Rename safe_mode functions ownership
` [Intel-gfx] [PATCH 33/56] drm/i915/adl_p: Handle TC cold
` [Intel-gfx] [PATCH 34/56] drm/i915/adl_p: Implement TC sequences
` [Intel-gfx] [PATCH 35/56] drm/i915/adl_p: Enable modular fia
` [Intel-gfx] [PATCH 36/56] drm/i915/adl_p: Don't config MBUS and DBUF during display initialization
` [Intel-gfx] [PATCH 37/56] drm/i915/adl_p: Add ddb allocation support
` [Intel-gfx] [PATCH 38/56] drm/i915: Introduce MBUS relative dbuf offsets
` [Intel-gfx] [PATCH 39/56] drm/i915: Move intel_modeset_all_pipes()
` [Intel-gfx] [PATCH 40/56] drm/i915/adl_p: MBUS programming
` [Intel-gfx] [PATCH 41/56] drm/i915/adl_p: Tx escape clock with DSI
` [Intel-gfx] [PATCH 42/56] drm/i915/adl_p: Add initial ADL_P Workarounds
` [Intel-gfx] [PATCH 43/56] drm/i915/adlp: Define GuC/HuC for Alderlake_P
` [Intel-gfx] [PATCH 44/56] drm/i915/adl_p: Define and use ADL-P specific DP translation tables
` [Intel-gfx] [PATCH 45/56] drm/i915/adl_p: Enable/disable loadgen sharing
` [Intel-gfx] [PATCH 46/56] drm/i915/adl_p: Add PLL Support
` [Intel-gfx] [PATCH 47/56] drm/i915/bigjoiner: Mode validation with uncompressed pipe joiner
` [Intel-gfx] [PATCH 48/56] drm/i915/bigjoiner: Avoid dsc_compute_config for uncompressed bigjoiner
` [Intel-gfx] [PATCH 49/56] drm/i915/bigjoiner: atomic commit changes for uncompressed joiner
` [Intel-gfx] [PATCH 50/56] drm/i915/adlp: Add PIPE_MISC2 programming
` [Intel-gfx] [PATCH 51/56] drm/i915/adl_p: Update memory bandwidth parameters
` [Intel-gfx] [PATCH 52/56] drm/i915/adl_p: Implement Wa_22011091694
` [Intel-gfx] [PATCH 53/56] drm/i915/display/adl_p: Implement Wa_22011320316
` [Intel-gfx] [PATCH 54/56] drm/i915/display/adl_p: Remove CCS support
` [Intel-gfx] [PATCH 55/56] drm/i915/perf: Enable OA formats for ADL_P
` [Intel-gfx] [PATCH 56/56] drm/i915/display/adl_p: Implement PSR changes
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Introduce Alder Lake-P
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [CI 0/1] drm/i915: Disable pread/pwrite ioctl's for IGT testing
2021-03-11 22:29 UTC (2+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Disable pread/pwrite ioctl's for IGT testing (rev2)
[Intel-gfx] [PATCH 00/23] drm/i915: Add support for FBs requiring a POT stride padding
2021-03-11 22:19 UTC (51+ messages)
` [Intel-gfx] [PATCH 01/23] drm/i915: Fix rotation setup during plane HW readout
` [Intel-gfx] [PATCH 02/23] drm/i915/selftest: Fix error handling in igt_vma_remapped_gtt()
` [Intel-gfx] [PATCH 03/23] drm/i915/selftest: Fix debug message "
` [Intel-gfx] [PATCH 04/23] drm/i915: Make sure i915_ggtt_view is inited when creating an FB
` [Intel-gfx] [PATCH 05/23] drm/i915/selftest: Make sure to init i915_ggtt_view in igt_vma_rotate_remap()
` [Intel-gfx] [PATCH 06/23] drm/i915: Remove duplicate intel_surf_alignment() declaration
` [Intel-gfx] [PATCH 07/23] drm/i915/intel_fb: Pull FB plane functions from intel_display_types.h
` [Intel-gfx] [PATCH 08/23] drm/i915/intel_fb: Pull FB plane functions from skl_universal_plane.c
` [Intel-gfx] [PATCH 09/23] drm/i915/intel_fb: Pull is_surface_linear() from intel_display.c/skl_universal_plane.c
` [Intel-gfx] [PATCH 10/23] drm/i915/intel_fb: Pull FB plane functions from intel_sprite.c
` [Intel-gfx] [PATCH 11/23] drm/i915/intel_fb: Pull FB plane functions from intel_display.c
` [Intel-gfx] [PATCH 12/23] drm/i915/intel_fb: Unexport intel_fb_check_stride()
` [Intel-gfx] [PATCH 13/23] drm/i915/intel_fb: s/dev_priv/i915/
` [Intel-gfx] [PATCH 14/23] drm/i915/intel_fb: Factor out convert_plane_offset_to_xy()
` [Intel-gfx] [PATCH 15/23] drm/i915/intel_fb: Factor out calc_plane_aligned_offset()
` [Intel-gfx] [PATCH 16/23] drm/i915/intel_fb: Factor out calc_plane_normal_size()
` [Intel-gfx] [PATCH 17/23] drm/i915/intel_fb: Factor out plane_calc_remap_info()
` [Intel-gfx] [PATCH 18/23] drm/i915: Shrink the size of intel_remapped_plane_info struct
` [Intel-gfx] [PATCH 19/23] drm/i915/selftest: Unify use of intel_remapped_plane_info in igt_vma_rotate_remap()
[Intel-gfx] [PATCH v8 00/69] drm/i915: Remove obj->mm.lock!
2021-03-11 21:44 UTC (15+ messages)
` [Intel-gfx] [PATCH v8 01/69] drm/i915: Do not share hwsp across contexts any more, v7
` [Intel-gfx] [PATCH v8 02/69] drm/i915: Pin timeline map after first timeline pin, v3
` [Intel-gfx] [PATCH v8 16/69] drm/i915: Fix userptr so we do not have to worry about obj->mm.lock, v7
` [Intel-gfx] [PATCH v8 33/69] drm/i915: Add igt_spinner_pin() to allow for ww locking around spinner
` [Intel-gfx] [PATCH v8 52/69] drm/i915/selftests: Prepare hangcheck for obj->mm.lock removal
` [Intel-gfx] [PATCH v8 64/69] drm/i915: Add missing -EDEADLK path in execbuffer ggtt pinning
` [Intel-gfx] [PATCH v8 65/69] drm/i915: Fix pin_map in scheduler selftests
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Remove obj->mm.lock! (rev16)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✗ Fi.CI.DOCS: "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH] drm/i915: Add Wa_14011060649
2021-03-11 21:03 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH] RFC: i915: Drop relocation support on Gen12+
2021-03-11 19:10 UTC (3+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for RFC: i915: Drop relocation support on Gen12+ (rev4)
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH v2 00/23] Separate display version numbering and add XE_LPD (version 13)
2021-03-11 18:36 UTC (28+ messages)
` [Intel-gfx] [PATCH v2 01/23] drm/i915/display: Convert gen5/gen6 tests to IS_IRONLAKE/IS_SANDYBRIDGE
` [Intel-gfx] [PATCH v2 02/23] drm/i915: Add DISPLAY_VER()
` [Intel-gfx] [PATCH v2 03/23] drm/i915/display: Eliminate most usage of INTEL_GEN()
` [Intel-gfx] [PATCH v2 04/23] drm/i915: Convert INTEL_GEN() to DISPLAY_VER() as appropriate in intel_pm.c
` [Intel-gfx] [PATCH v2 05/23] drm/i915: Convert INTEL_GEN() to DISPLAY_VER() as appropriate in i915_irq.c
` [Intel-gfx] [PATCH v2 06/23] drm/i915/display: Simplify GLK display version tests
` [Intel-gfx] [PATCH v2 07/23] drm/i915/xelpd: add XE_LPD display characteristics
` [Intel-gfx] [PATCH v2 08/23] drm/i915/xelpd: Handle proper AUX interrupt bits
` [Intel-gfx] [PATCH v2 09/23] drm/i915/xelpd: Enhanced pipe underrun reporting
` [Intel-gfx] [PATCH v2 10/23] drm/i915/xelpd: Define plane capabilities
` [Intel-gfx] [PATCH v2 11/23] drm/i915/xelpd: Support 128k plane stride
` [Intel-gfx] [PATCH v2 12/23] drm/i915/xelpd: Handle new location of outputs D and E
` [Intel-gfx] [PATCH v2 13/23] drm/i915/xelpd: Add XE_LPD power wells
` [Intel-gfx] [PATCH v2 14/23] drm/i915/xelpd: Handle LPSP for XE_LPD
` [Intel-gfx] [PATCH v2 15/23] drm/i915/xelpd: Increase maximum watermark lines to 255
` [Intel-gfx] [PATCH v2 16/23] drm/i915/xelpd: Required bandwidth increases when VT-d is active
` [Intel-gfx] [PATCH v2 17/23] drm/i915/xelpd: Add Wa_14011503030
` [Intel-gfx] [PATCH v2 18/23] drm/i915/display/dsc: Refactor intel_dp_dsc_compute_bpp
` [Intel-gfx] [PATCH v2 19/23] drm/i915/xelpd: Support DP1.4 compression BPPs
` [Intel-gfx] [PATCH v2 20/23] drm/i915: Get slice height before computing rc params
` [Intel-gfx] [PATCH v2 21/23] drm/i915/xelpd: Calculate VDSC RC parameters
` [Intel-gfx] [PATCH v2 22/23] drm/i915/xelpd: Add rc_qp_table for rcparams calculation
` [Intel-gfx] [PATCH v2 23/23] drm/i915/xelpd: Add VRR guardband for VRR CTL
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Separate display version numbering and add XE_LPD (version 13)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915: Uninit the DMC FW loader state during shutdown
2021-03-11 17:42 UTC (7+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH] Revert "drm/i915: Propagate errors on awaiting already signaled fences"
2021-03-11 16:17 UTC (3+ messages)
[Intel-gfx] [PATCH 1/2] drm/i915/dp_link_training: Add newlines to debug messages
2021-03-11 15:09 UTC (4+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i915/dp_link_training: Convert DRM_DEBUG_KMS to drm_dbg_kms
[Intel-gfx] 2021 X.Org Foundation Membership renewal period extended to Mar 18
2021-03-11 15:01 UTC
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).