From: "Rob Herring (Arm)" <robh@kernel.org>
To: Randolph Lin <randolph@andestech.com>
Cc: kwilczynski@kernel.org, aou@eecs.berkeley.edu,
thippeswamy.havalige@amd.com, jingoohan1@gmail.com,
palmer@dabbelt.com, linux-kernel@vger.kernel.org,
krzk+dt@kernel.org, randolph.sklin@gmail.com,
namcao@linutronix.de, tim609@andestech.com,
linux-riscv@lists.infradead.org, alex@ghiti.fr,
bhelgaas@google.com, lpieralisi@kernel.org,
shradha.t@samsung.com, conor+dt@kernel.org, ben717@andestech.com,
devicetree@vger.kernel.org, inochiama@gmail.com,
linux-pci@vger.kernel.org, mani@kernel.org,
paul.walmsley@sifive.com, pjw@kernel.org
Subject: Re: [PATCH v9 1/4] dt-bindings: PCI: Add Andes QiLai PCIe support
Date: Mon, 27 Oct 2025 08:38:04 -0500 [thread overview]
Message-ID: <176157228191.240954.997388702686594192.robh@kernel.org> (raw)
In-Reply-To: <20251023120933.2427946-2-randolph@andestech.com>
On Thu, 23 Oct 2025 20:09:30 +0800, Randolph Lin wrote:
> Add the Andes QiLai PCIe node, which includes 3 Root Complexes.
> Only one example is required in the DTS bindings YAML file.
>
> Signed-off-by: Randolph Lin <randolph@andestech.com>
> ---
> .../bindings/pci/andestech,qilai-pcie.yaml | 86 +++++++++++++++++++
> 1 file changed, 86 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/pci/andestech,qilai-pcie.yaml
>
Reviewed-by: Rob Herring (Arm) <robh@kernel.org>
next prev parent reply other threads:[~2025-10-27 13:38 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-23 12:09 [PATCH v9 0/4] Add support for Andes Qilai SoC PCIe controller Randolph Lin
2025-10-23 12:09 ` [PATCH v9 1/4] dt-bindings: PCI: Add Andes QiLai PCIe support Randolph Lin
2025-10-27 13:38 ` Rob Herring (Arm) [this message]
2025-10-23 12:09 ` [PATCH v9 2/4] riscv: dts: andes: Add PCIe node into the QiLai SoC Randolph Lin
2025-10-23 12:09 ` [PATCH v9 3/4] PCI: andes: Add Andes QiLai SoC PCIe host driver support Randolph Lin
2025-10-23 12:09 ` [PATCH v9 4/4] MAINTAINERS: Add maintainers for Andes QiLai PCIe driver Randolph Lin
2025-10-23 20:45 ` [PATCH v9 0/4] Add support for Andes Qilai SoC PCIe controller Bjorn Helgaas
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=176157228191.240954.997388702686594192.robh@kernel.org \
--to=robh@kernel.org \
--cc=alex@ghiti.fr \
--cc=aou@eecs.berkeley.edu \
--cc=ben717@andestech.com \
--cc=bhelgaas@google.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=inochiama@gmail.com \
--cc=jingoohan1@gmail.com \
--cc=krzk+dt@kernel.org \
--cc=kwilczynski@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=lpieralisi@kernel.org \
--cc=mani@kernel.org \
--cc=namcao@linutronix.de \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=pjw@kernel.org \
--cc=randolph.sklin@gmail.com \
--cc=randolph@andestech.com \
--cc=shradha.t@samsung.com \
--cc=thippeswamy.havalige@amd.com \
--cc=tim609@andestech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).