From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 23627C433EF for ; Fri, 1 Apr 2022 12:57:19 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:Cc:To:Subject:Message-ID:Date:From: In-Reply-To:References:MIME-Version:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=sK7U8Qbymt3Xoixfgx1LdPfxjjU0Vfcl7pRoUYk/NGk=; b=xuWnoLzLDXxIIJ bVVqR0rZajJufvvTP9BlZ71KB8QTjMoaLN+pR/NYLfsTLHZ4jliWodcMWCnE2/URlDI/K8mAAT1BO 1sDVPiYqMikW47agvwMSW3wGZu2/oY6hjvxEbTXYEcXnR3tEWpNKqk/zr5AJ2rFVjH91mG3TgJkzZ dWTBr1DjGOwi2pO1iQoIgG1deoAT6wOG9o+v0UEoRUN594lVlOPZbcaHbcdV+DKHth0at/Dx7YB2k 95W2QOAgPQQQZ40/MeJkLG5RV086+qQGS3/HfwNk0MROHnAKSSjpgoNIRdnfNfTueE1bxYeuw7EL9 oYaqTt9Y+neOeQEYqgxA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1naGpn-005gcv-3Z; Fri, 01 Apr 2022 12:56:59 +0000 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1naGpk-005gZn-0d for linux-riscv@lists.infradead.org; Fri, 01 Apr 2022 12:56:57 +0000 Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id B4D453F7FE for ; Fri, 1 Apr 2022 12:56:42 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1648817802; bh=oz27duE5Ryo8jJ1fge3md1VX7PuJsZs6ffNWaIrGhqo=; h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject: To:Cc:Content-Type; b=mye6/+uva7C28e6zBCtTdHDCYypnz+A60648rsUU3TVSODh28V9H0pFQPmj6PfYUW xEe3DSe1QBBNSB5FmSgN/5xzo1zetb7J7ooqbyP0VKA0Bu3Tij1xzmdsmL+VML4SVk dW7AulY7J+RUx4xYF91lz9QJXBl3bKPoBqlK5T6rEwrGt74FyIaZfZHcKM/GvVomPU VPsYdCZtV2oEFJzJCPJiRYwbUODkrh51xYM0kxbN3MpeuOukO21NFIwMYxr4rBmGmg 9qHZt7yZDNVFlmdtC1CTmmIbtPVsuTS1SJv3bMevX5YtIEww8B6o63ssSKb2+vDEsJ sKsXWY3WiKF/g== Received: by mail-ed1-f72.google.com with SMTP id c22-20020a50f616000000b004196649d144so1488878edn.10 for ; Fri, 01 Apr 2022 05:56:42 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=oz27duE5Ryo8jJ1fge3md1VX7PuJsZs6ffNWaIrGhqo=; b=3660DXTVfGMPyMNuvjVLDRBxRaJ3PW2hetc1UXiDFEDRgwHJtNKRk8W2VuDpyiUns0 URq7zXYf4JeIeU5gQLL4M7Vhf5kzJMWM26Gr7gVHKxfiDwtpDqo18wI3J2tkHbVt0jwo yOQunIYRZ43hG2BVCfQDqgFJMaMPOBRP1l73Z+KCTTdkNAojqfhhyjPFVGY7J6+8r5dM 57p8LwokofPILuWOi30p0EdHAspwfLtENETPRnBEjVwHXSZ0+5EhHoOr4JJWhU33FkPz Ijfb6De00rFj51NSR1iDRkZ7LvIefRTExaANVGQl+Hb6RKm47LJMHZ3TKPme3jvbnhzR 3unw== X-Gm-Message-State: AOAM533PsqI2RELZe5xJdwKFLirrvukvJTIWuQy1sON+K2UMHAyVdtih sOE4+V6+O8ieuw0mNwpMVxsWU+5dCyVoxk04dPdLKDg4dNa0kjshYgzQybgbV6fCTK8Um1ddQye y6jrkI0xkYV7kR/3xi2UrAoARIgESA8aAcNhjvAaOqYQetxfe/atwlyAOgdcc8g== X-Received: by 2002:a17:907:6d90:b0:6e4:de0d:462 with SMTP id sb16-20020a1709076d9000b006e4de0d0462mr1479989ejc.297.1648817802135; Fri, 01 Apr 2022 05:56:42 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx3UOVWoFjs/8J+LCeSjgOBZWMsxpLRT/MRpcKhhW7WGYKzTlQ7ENxIvkntR92kvsH+XxHiD2o6KQi3CkOW2X0= X-Received: by 2002:a17:907:6d90:b0:6e4:de0d:462 with SMTP id sb16-20020a1709076d9000b006e4de0d0462mr1479957ejc.297.1648817801897; Fri, 01 Apr 2022 05:56:41 -0700 (PDT) MIME-Version: 1.0 References: <20211206104657.433304-1-alexandre.ghiti@canonical.com> In-Reply-To: From: Alexandre Ghiti Date: Fri, 1 Apr 2022 14:56:30 +0200 Message-ID: Subject: Re: [PATCH v3 00/13] Introduce sv48 support without relocatable kernel To: Palmer Dabbelt Cc: corbet@lwn.net, Paul Walmsley , aou@eecs.berkeley.edu, zong.li@sifive.com, anup@brainfault.org, Atish.Patra@rivosinc.com, Christoph Hellwig , ryabinin.a.a@gmail.com, glider@google.com, andreyknvl@gmail.com, dvyukov@google.com, ardb@kernel.org, Arnd Bergmann , keescook@chromium.org, guoren@linux.alibaba.com, heinrich.schuchardt@canonical.com, mchitale@ventanamicro.com, panqinglin2020@iscas.ac.cn, linux-doc@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, kasan-dev@googlegroups.com, linux-efi@vger.kernel.org, linux-arch@vger.kernel.org X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220401_055656_216308_7DB71A92 X-CRM114-Status: GOOD ( 51.45 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org On Fri, Feb 18, 2022 at 11:45 AM Alexandre Ghiti wrote: > > Hi Palmer, > > On Thu, Jan 20, 2022 at 11:05 AM Alexandre Ghiti > wrote: > > > > On Thu, Jan 20, 2022 at 8:30 AM Alexandre Ghiti > > wrote: > > > > > > On Thu, Jan 20, 2022 at 5:18 AM Palmer Dabbelt wrote: > > > > > > > > On Mon, 06 Dec 2021 02:46:44 PST (-0800), alexandre.ghiti@canonical.com wrote: > > > > > * Please note notable changes in memory layouts and kasan population * > > > > > > > > > > This patchset allows to have a single kernel for sv39 and sv48 without > > > > > being relocatable. > > > > > > > > > > The idea comes from Arnd Bergmann who suggested to do the same as x86, > > > > > that is mapping the kernel to the end of the address space, which allows > > > > > the kernel to be linked at the same address for both sv39 and sv48 and > > > > > then does not require to be relocated at runtime. > > > > > > > > > > This implements sv48 support at runtime. The kernel will try to > > > > > boot with 4-level page table and will fallback to 3-level if the HW does not > > > > > support it. Folding the 4th level into a 3-level page table has almost no > > > > > cost at runtime. > > > > > > > > > > Note that kasan region had to be moved to the end of the address space > > > > > since its location must be known at compile-time and then be valid for > > > > > both sv39 and sv48 (and sv57 that is coming). > > > > > > > > > > Tested on: > > > > > - qemu rv64 sv39: OK > > > > > - qemu rv64 sv48: OK > > > > > - qemu rv64 sv39 + kasan: OK > > > > > - qemu rv64 sv48 + kasan: OK > > > > > - qemu rv32: OK > > > > > > > > > > Changes in v3: > > > > > - Fix SZ_1T, thanks to Atish > > > > > - Fix warning create_pud_mapping, thanks to Atish > > > > > - Fix k210 nommu build, thanks to Atish > > > > > - Fix wrong rebase as noted by Samuel > > > > > - * Downgrade to sv39 is only possible if !KASAN (see commit changelog) * > > > > > - * Move KASAN next to the kernel: virtual layouts changed and kasan population * > > > > > > > > > > Changes in v2: > > > > > - Rebase onto for-next > > > > > - Fix KASAN > > > > > - Fix stack canary > > > > > - Get completely rid of MAXPHYSMEM configs > > > > > - Add documentation > > > > > > > > > > Alexandre Ghiti (13): > > > > > riscv: Move KASAN mapping next to the kernel mapping > > > > > riscv: Split early kasan mapping to prepare sv48 introduction > > > > > riscv: Introduce functions to switch pt_ops > > > > > riscv: Allow to dynamically define VA_BITS > > > > > riscv: Get rid of MAXPHYSMEM configs > > > > > asm-generic: Prepare for riscv use of pud_alloc_one and pud_free > > > > > riscv: Implement sv48 support > > > > > riscv: Use pgtable_l4_enabled to output mmu_type in cpuinfo > > > > > riscv: Explicit comment about user virtual address space size > > > > > riscv: Improve virtual kernel memory layout dump > > > > > Documentation: riscv: Add sv48 description to VM layout > > > > > riscv: Initialize thread pointer before calling C functions > > > > > riscv: Allow user to downgrade to sv39 when hw supports sv48 if !KASAN > > > > > > > > > > Documentation/riscv/vm-layout.rst | 48 ++- > > > > > arch/riscv/Kconfig | 37 +- > > > > > arch/riscv/configs/nommu_k210_defconfig | 1 - > > > > > .../riscv/configs/nommu_k210_sdcard_defconfig | 1 - > > > > > arch/riscv/configs/nommu_virt_defconfig | 1 - > > > > > arch/riscv/include/asm/csr.h | 3 +- > > > > > arch/riscv/include/asm/fixmap.h | 1 > > > > > arch/riscv/include/asm/kasan.h | 11 +- > > > > > arch/riscv/include/asm/page.h | 20 +- > > > > > arch/riscv/include/asm/pgalloc.h | 40 ++ > > > > > arch/riscv/include/asm/pgtable-64.h | 108 ++++- > > > > > arch/riscv/include/asm/pgtable.h | 47 +- > > > > > arch/riscv/include/asm/sparsemem.h | 6 +- > > > > > arch/riscv/kernel/cpu.c | 23 +- > > > > > arch/riscv/kernel/head.S | 4 +- > > > > > arch/riscv/mm/context.c | 4 +- > > > > > arch/riscv/mm/init.c | 408 ++++++++++++++---- > > > > > arch/riscv/mm/kasan_init.c | 250 ++++++++--- > > > > > drivers/firmware/efi/libstub/efi-stub.c | 2 > > > > > drivers/pci/controller/pci-xgene.c | 2 +- > > > > > include/asm-generic/pgalloc.h | 24 +- > > > > > include/linux/sizes.h | 1 > > > > > 22 files changed, 833 insertions(+), 209 deletions(-) > > > > > > > > Sorry this took a while. This is on for-next, with a bit of juggling: a > > > > handful of trivial fixes for configs that were failing to build/boot and > > > > some merge issues. I also pulled out that MAXPHYSMEM fix to the top, so > > > > it'd be easier to backport. This is bigger than something I'd normally like to > > > > take late in the cycle, but given there's a lot of cleanups, likely some fixes, > > > > and it looks like folks have been testing this I'm just going to go with it. > > > > > > > > > > Yes yes yes! That's fantastic news :) > > > > > > > Let me know if there's any issues with the merge, it was a bit hairy. > > > > Probably best to just send along a fixup patch at this point. > > > > > > I'm going to take a look at that now, and I'll fix anything that comes > > > up quickly :) > > > > I see in for-next that you did not take the following patches: > > > > riscv: Improve virtual kernel memory layout dump > > Documentation: riscv: Add sv48 description to VM layout > > riscv: Initialize thread pointer before calling C functions > > riscv: Allow user to downgrade to sv39 when hw supports sv48 if !KASAN > > > > I'm not sure this was your intention. If it was, I believe that at > > least the first 2 patches are needed in this series, the 3rd one is a > > useful fix and we can discuss the 4th if that's an issue for you. > > Can you confirm that this was intentional and maybe explain the > motivation behind it? Because I see value in those patches. Palmer, I read that you were still taking patches for 5.18, so I confirm again that the patches above are needed IMO. Maybe even the relocatable series? Thanks, Alex > > Thanks, > > Alex > > > > > I tested for-next on both sv39 and sv48 successfully, I took a glance > > at the code and noticed you fixed the PTRS_PER_PGD error, thanks for > > that. Otherwise nothing obvious has popped. > > > > Thanks again, > > > > Alex > > > > > > > > Thanks! > > > > > > Alex > > > > > > > > > > > Thanks! _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv