From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-yw1-f182.google.com (mail-yw1-f182.google.com [209.85.128.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 40D8913698F for ; Tue, 9 Apr 2024 15:45:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.182 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1712677552; cv=none; b=dpUA9bC0662RF9JITA6RIeR5rZwCmws4U+1KbXn/HrX4PdUChwW72NmKzPvqStLsRJu6ibKWw1Gv+XmU3PCzR9aYqvML0B789/8AYCn8M4jld0Wvdu3jSd2MrMDjUYEzyZjVcNEmt80McwxsrBhLqRdzWCrCJd/qgxPMuR+Hu0E= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1712677552; c=relaxed/simple; bh=Js/2BXIRra/FHVv6CsCNlDO3xAx0z0yGlizmQ4Qvh50=; h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject: To:Cc:Content-Type; b=jY3fVOcmBACXumqSXIE9Qz79UT1cxzR2Wrsf5t88GDupRYH0cDz+RDC68+gkBjgNyClJs1IONSW59k8EsOJBV7kX0MO2XqVp18ES8tfMr86Ex3zADkDTjHYPfO4++tLlqO4ojftyD44ELf83cgku7jF9SZmPpg2z2PYW8gn1uKs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=zBw1IUGt; arc=none smtp.client-ip=209.85.128.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="zBw1IUGt" Received: by mail-yw1-f182.google.com with SMTP id 00721157ae682-61500da846fso46209857b3.1 for ; Tue, 09 Apr 2024 08:45:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1712677550; x=1713282350; darn=vger.kernel.org; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=buNYP7p7u2SjN+B3Y9aoQObdwXquT6XXRaxxD1OD6hQ=; b=zBw1IUGtrGyzphbHO42j9oPNWsugNdc6EEIamFYdRse+bHLfJtAREhLkaL5A4x3CPB w6++Ua/kYXOFYhJ0e46Rqsmf4gPQ//jkZUwbg9ZVihh7trnlvIJ4NXU1w6QPd0tpePOS j5MBidsFKz0cjRALAf/3abw9auYS3lK3g1rQ9E9JtwrRnuw2B7gtdLCpAUesEXYswvxQ rK+EfkeJwSi/ZF+y0Ll8hBgQtqc4U00SmH6r7hKTuoIQcKbJI7u+TRE1KAcX/+ZP7WPp 1Dbny88Tb+X0IoVo8xkw2Eqg2yQOCbsBFp4YFp6BCnjR6HO1H65ZAycf+raOLSm28zPz R4hA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1712677550; x=1713282350; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=buNYP7p7u2SjN+B3Y9aoQObdwXquT6XXRaxxD1OD6hQ=; b=iV0Xuz9G1B49v3O7xVZbDZy24zMbssYkBpQiNY1JJLAq2Rp5nQSa01RC3g1a9YcUj/ IsKm+9n30HY/EAdu3JGv5FreMbu2rdYHl4jmPAlFT/bSKb3qx1m+oxnxD38ja8rB1moB 1ZaYtaxwYo7Tiqqt7hzUozTPYN5Y+62qluwzcR9zOv0cUhm60WEwg1djUX9QQmbadBh7 RfCzvRPaEKf++e3xfT+n0BwuBe/QPJWqwJqPe+zzwaxLPwHfmoUEw2APX+dyh9qoj/8+ s2jTQ2K+uhkwK/aK5CJpYt6RZddldpOSNaYcHD3zDgfNwZCKZnUFSEyYUeylOxjmc2kf 3ZAA== X-Forwarded-Encrypted: i=1; AJvYcCUM2In2KHcDSZuruxoJ/xccTCDMn282xo/KFF6lkZbI8cOYtsdrPNd5gst70bDVfhA94a1ubWT+Kk0+f+BQScrXevff+eteOKmS1EbD X-Gm-Message-State: AOJu0YyhmUeYBWAhIZkdVGSZe+IPZJjfhcDxd450nFdiqNTy2FS/8o+1 3BINeVDcpG/NpTPafNZg+CVOBaG0GGmbsyaw+vgWTmdMJE4wD1IiQXp7d5O28a9lb1BsGI8X4mq PN9z6nO7oLBFe2boheVkcoDpRC3qSlBAEg1ReYw== X-Google-Smtp-Source: AGHT+IFQASAOVayyeXCcdEPsB1W5n+ToWptOioZCwSqIVanbm2a6TPbaXGP3/tSGH/lVzMnrpwjM9UGuBvHRJ7f07U4= X-Received: by 2002:a25:ce05:0:b0:dcc:1dc4:15e4 with SMTP id x5-20020a25ce05000000b00dcc1dc415e4mr122551ybe.47.1712677550216; Tue, 09 Apr 2024 08:45:50 -0700 (PDT) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 References: <20240409120211.321153-1-angelogioacchino.delregno@collabora.com> <20240409120211.321153-2-angelogioacchino.delregno@collabora.com> <8600acf8-7b51-456b-8a81-4233cfd6f121@collabora.com> In-Reply-To: <8600acf8-7b51-456b-8a81-4233cfd6f121@collabora.com> From: Dmitry Baryshkov Date: Tue, 9 Apr 2024 18:45:39 +0300 Message-ID: Subject: Re: [PATCH v2 1/3] dt-bindings: display: mediatek: Add OF graph support for board path To: AngeloGioacchino Del Regno Cc: chunkuang.hu@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, p.zabel@pengutronix.de, airlied@gmail.com, daniel@ffwll.ch, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, matthias.bgg@gmail.com, shawn.sung@mediatek.com, yu-chang.lee@mediatek.com, ck.hu@mediatek.com, jitao.shi@mediatek.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org, wenst@chromium.org, kernel@collabora.com Content-Type: text/plain; charset="UTF-8" On Tue, 9 Apr 2024 at 18:41, AngeloGioacchino Del Regno wrote: > > Il 09/04/24 17:20, Dmitry Baryshkov ha scritto: > > On Tue, Apr 09, 2024 at 02:02:09PM +0200, AngeloGioacchino Del Regno wrote: > >> The display IPs in MediaTek SoCs support being interconnected with > >> different instances of DDP IPs (for example, merge0 or merge1) and/or > >> with different DDP IPs (for example, rdma can be connected with either > >> color, dpi, dsi, merge, etc), forming a full Display Data Path that > >> ends with an actual display. > >> > >> The final display pipeline is effectively board specific, as it does > >> depend on the display that is attached to it, and eventually on the > >> sensors supported by the board (for example, Adaptive Ambient Light > >> would need an Ambient Light Sensor, otherwise it's pointless!), other > >> than the output type. > > > > With the color and gamma being in play, should the configuration be > > board-driver or rather use-case driven with the driver being able to > > reroute some of the blocks at runtime? > > > > The driver can already set some blocks to "BYPASS MODE" at runtime, meaning > that those will work as simple pass-through, performing *no* processing at > all, so that's addressed from the very beginning. > > This doesn't mean that a specific pipeline must always support the "DISP_GAMMA" > or the "DISP_CCOLOR" block(s) alone, or together, or in combination with another > specific block. I was thinking about slightly different case: do you have enough colour blocks to drive all outputs or do you have to select them for the particular output only? (excuse me, I didn't check the platform details). > For any other question, clarification, etc, I'm here :-) > > Cheers! > > >> > >> Add support for OF graphs to most of the MediaTek DDP (display) bindings > >> to add flexibility to build custom hardware paths, hence enabling board > >> specific configuration of the display pipeline and allowing to finally > >> migrate away from using hardcoded paths. > >> > >> Signed-off-by: AngeloGioacchino Del Regno > > > -- With best wishes Dmitry