From: Anusha Srivatsa <anusha.srivatsa@intel.com>
To: intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] [PATCH 0/5] Pipe DMC bits + PSR fix
Date: Thu, 17 Jun 2021 14:12:20 -0700 [thread overview]
Message-ID: <20210617211225.13549-1-anusha.srivatsa@intel.com> (raw)
Pipe DMC series exposed a corner case in PSR patches
that were merged recently. Sending the fix along with
the Pipe DMC bits to get ensure that CI has no
regressions.
Anusha Srivatsa (4):
drm/i915/dmc: Introduce DMC_FW_MAIN
drm/i915/xelpd: Pipe A DMC plugging
drm/i915/adl_p: Pipe B DMC Support
drm/i915/adl_p: Load DMC
Gwan-gyeong Mun (1):
drm/i915/display: Limit disabling PSR around cdclk changes to ADL-P
drivers/gpu/drm/i915/display/intel_cdclk.c | 22 ++-
.../drm/i915/display/intel_display_debugfs.c | 6 +-
.../drm/i915/display/intel_display_power.c | 5 +-
drivers/gpu/drm/i915/display/intel_dmc.c | 165 ++++++++++--------
drivers/gpu/drm/i915/display/intel_dmc.h | 23 ++-
drivers/gpu/drm/i915/i915_reg.h | 2 +-
6 files changed, 139 insertions(+), 84 deletions(-)
--
2.32.0
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next reply other threads:[~2021-06-17 21:12 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-06-17 21:12 Anusha Srivatsa [this message]
2021-06-17 21:12 ` [Intel-gfx] [PATCH 1/5] drm/i915/display: Limit disabling PSR around cdclk changes to ADL-P Anusha Srivatsa
2021-06-17 21:18 ` Souza, Jose
2021-06-17 21:26 ` Srivatsa, Anusha
2021-06-17 21:30 ` Souza, Jose
2021-06-17 21:12 ` [Intel-gfx] [PATCH 2/5] drm/i915/dmc: Introduce DMC_FW_MAIN Anusha Srivatsa
2021-06-17 21:12 ` [Intel-gfx] [PATCH 3/5] drm/i915/xelpd: Pipe A DMC plugging Anusha Srivatsa
2021-06-17 21:12 ` [Intel-gfx] [PATCH 4/5] drm/i915/adl_p: Pipe B DMC Support Anusha Srivatsa
2021-06-17 21:12 ` [Intel-gfx] [PATCH 5/5] drm/i915/adl_p: Load DMC Anusha Srivatsa
2021-06-17 21:39 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Pipe DMC bits + PSR fix Patchwork
2021-06-17 21:41 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2021-06-17 22:08 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-06-17 23:23 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210617211225.13549-1-anusha.srivatsa@intel.com \
--to=anusha.srivatsa@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.