LKML Archive mirror
 help / color / mirror / Atom feed
From: Michael Turquette <mturquette@baylibre.com>
To: James Liao <jamesjj.liao@mediatek.com>,
	"Matthias Brugger" <matthias.bgg@gmail.com>,
	"Stephen Boyd" <sboyd@codeaurora.org>,
	"Rob Herring" <robh@kernel.org>
Cc: "John Crispin" <blogic@openwrt.org>,
	"Arnd Bergmann" <arnd@arndb.de>,
	"Sascha Hauer" <kernel@pengutronix.de>,
	"Daniel Kurtz" <djkurtz@chromium.org>,
	"Philipp Zabel" <p.zabel@pengutronix.de>,
	srv_heupstream@mediatek.com, devicetree@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org,
	linux-clk@vger.kernel.org,
	"James Liao" <jamesjj.liao@mediatek.com>
Subject: Re: [PATCH v6 7/7] clk: mediatek: Enable critical clocks for MT2701
Date: Thu, 11 Feb 2016 13:35:42 -0800	[thread overview]
Message-ID: <20160211213542.26445.82983@quark.deferred.io> (raw)
In-Reply-To: <1454665050-37776-8-git-send-email-jamesjj.liao@mediatek.com>

Hi James,

Quoting James Liao (2016-02-05 01:37:30)
> Some system clocks should be turned on by default on MT2701.
> This patch enable these clocks when related clocks have
> been registered.
> 
> Signed-off-by: James Liao <jamesjj.liao@mediatek.com>
> ---
>  drivers/clk/mediatek/clk-mt2701.c | 23 +++++++++++++++++++++--
>  1 file changed, 21 insertions(+), 2 deletions(-)
> 
> diff --git a/drivers/clk/mediatek/clk-mt2701.c b/drivers/clk/mediatek/clk-mt2701.c
> index 01722e0..f7b4d52 100644
> --- a/drivers/clk/mediatek/clk-mt2701.c
> +++ b/drivers/clk/mediatek/clk-mt2701.c
> @@ -573,6 +573,21 @@ static const struct mtk_gate top_clks[] __initconst = {
>         GATE_TOP_AUD(CLK_TOP_AUD_I2S6_MCLK, "aud_i2s6_mclk", "aud_k6_src_div", 28),
>  };
>  
> +static struct clk_onecell_data *top_clk_data __initdata;
> +static struct clk_onecell_data *pll_clk_data __initdata;
> +
> +static void __init mtk_clk_enable_critical(void)
> +{
> +       if (!top_clk_data || !pll_clk_data)
> +               return;
> +
> +       clk_prepare_enable(pll_clk_data->clks[CLK_APMIXED_ARMPLL]);
> +       clk_prepare_enable(top_clk_data->clks[CLK_TOP_AXI_SEL]);
> +       clk_prepare_enable(top_clk_data->clks[CLK_TOP_MEM_SEL]);
> +       clk_prepare_enable(top_clk_data->clks[CLK_TOP_DDRPHYCFG_SEL]);
> +       clk_prepare_enable(top_clk_data->clks[CLK_TOP_RTC_SEL]);
> +}

I think we're close to having a better solution. Please see this patch
series[0] and let me know if it provides a better way for you to enable
these critical clocks instead of the open-coded solution.

[0] http://lkml.kernel.org/r/<1455225554-13267-1-git-send-email-mturquette@baylibre.com>

Regards,
Mike

> +
>  static void __init mtk_topckgen_init(struct device_node *node)
>  {
>         struct clk_onecell_data *clk_data;
> @@ -585,7 +600,7 @@ static void __init mtk_topckgen_init(struct device_node *node)
>                 return;
>         }
>  
> -       clk_data = mtk_alloc_clk_data(CLK_TOP_NR);
> +       top_clk_data = clk_data = mtk_alloc_clk_data(CLK_TOP_NR);
>  
>         mtk_clk_register_fixed_clks(top_fixed_clks, ARRAY_SIZE(top_fixed_clks),
>                                                                 clk_data);
> @@ -606,6 +621,8 @@ static void __init mtk_topckgen_init(struct device_node *node)
>         if (r)
>                 pr_err("%s(): could not register clock provider: %d\n",
>                         __func__, r);
> +
> +       mtk_clk_enable_critical();

So you call the function here, and ...
>  }
>  CLK_OF_DECLARE(mtk_topckgen, "mediatek,mt2701-topckgen", mtk_topckgen_init);
>  
> @@ -1201,7 +1218,7 @@ static void __init mtk_apmixedsys_init(struct device_node *node)
>         struct clk_onecell_data *clk_data;
>         int r;
>  
> -       clk_data = mtk_alloc_clk_data(ARRAY_SIZE(apmixed_plls));
> +       pll_clk_data = clk_data = mtk_alloc_clk_data(ARRAY_SIZE(apmixed_plls));
>         if (!clk_data)
>                 return;
>  
> @@ -1212,6 +1229,8 @@ static void __init mtk_apmixedsys_init(struct device_node *node)
>         if (r)
>                 pr_err("%s(): could not register clock provider: %d\n",
>                         __func__, r);
> +
> +       mtk_clk_enable_critical();

... here as well. So the prepare_count and enable_count will be 2? I'm
not sure that this makes sense. If you have different clocks that need
to be enabled at different times (due to the split registration scheme
that you employ in this driver) then why not pass an array of those
clocks into mtk_clk_enable_critical?

Anyways, like I mentioned above I think we're close to a solution to
handle this in the framework.

One question: do you ever want these critical clocks to be gated by a
driver, or do you want them always on, forever?

Regards,
Mike

>  }
>  CLK_OF_DECLARE(mtk_apmixedsys, "mediatek,mt2701-apmixedsys",
>                                                         mtk_apmixedsys_init);
> -- 
> 1.9.1
> 

  reply	other threads:[~2016-02-11 21:35 UTC|newest]

Thread overview: 16+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-02-05  9:37 [PATCH v6 0/7] Add clock support for Mediatek MT2701 James Liao
2016-02-05  9:37 ` [PATCH v6 1/7] clk: mediatek: Refine the makefile to support multiple clock drivers James Liao
2016-02-05  9:37 ` [PATCH v6 2/7] dt-bindings: ARM: Mediatek: Document bindings for MT2701 James Liao
2016-02-08 19:24   ` Rob Herring
2016-02-05  9:37 ` [PATCH v6 3/7] clk: mediatek: Add dt-bindings for MT2701 clocks James Liao
2016-02-05  9:37 ` [PATCH v6 4/7] clk: mediatek: Add MT2701 clock support James Liao
2016-02-10 20:08   ` Michael Turquette
2016-02-15  9:19     ` James Liao
     [not found]       ` <20160224212533.2278.7597@quark.deferred.io>
2016-02-25  6:24         ` James Liao
2016-03-21  8:45           ` James Liao
2016-02-05  9:37 ` [PATCH v6 5/7] reset: mediatek: Add MT2701 reset controller dt-binding file James Liao
2016-02-05  9:37 ` [PATCH v6 6/7] reset: mediatek: Add MT2701 reset driver James Liao
2016-02-05  9:37 ` [PATCH v6 7/7] clk: mediatek: Enable critical clocks for MT2701 James Liao
2016-02-11 21:35   ` Michael Turquette [this message]
2016-02-15  9:50     ` James Liao
2016-02-24  2:26       ` James Liao

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20160211213542.26445.82983@quark.deferred.io \
    --to=mturquette@baylibre.com \
    --cc=arnd@arndb.de \
    --cc=blogic@openwrt.org \
    --cc=devicetree@vger.kernel.org \
    --cc=djkurtz@chromium.org \
    --cc=jamesjj.liao@mediatek.com \
    --cc=kernel@pengutronix.de \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-clk@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-mediatek@lists.infradead.org \
    --cc=matthias.bgg@gmail.com \
    --cc=p.zabel@pengutronix.de \
    --cc=robh@kernel.org \
    --cc=sboyd@codeaurora.org \
    --cc=srv_heupstream@mediatek.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).