qemu-riscv.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Alistair Francis <alistair23@gmail.com>
To: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org,
	alistair.francis@wdc.com,  bmeng@tinylab.org,
	liwei1518@gmail.com, zhiwei_liu@linux.alibaba.com,
	 palmer@rivosinc.com
Subject: Re: [PATCH v4 0/6] riscv: named features riscv,isa, 'svade' rework
Date: Fri, 16 Feb 2024 09:49:04 +1000	[thread overview]
Message-ID: <CAKmqyKM_MOOQ-SU12yxDmZiE1Go=KOe0T8JRm75-+WgKhBizSA@mail.gmail.com> (raw)
In-Reply-To: <20240215223955.969568-1-dbarboza@ventanamicro.com>

On Fri, Feb 16, 2024 at 8:41 AM Daniel Henrique Barboza
<dbarboza@ventanamicro.com> wrote:
>
> Hi,
>
> This new version is rebased with alistair/riscv-to-apply.next and with
> more acks added.
>
> No other changes made.
>
> Changes from v3:
> - rebased with alistair/riscv-to-apply.next @ c93c42a273
> - v3 link: https://lore.kernel.org/qemu-riscv/20240202152154.773253-1-dbarboza@ventanamicro.com/
>
> Andrew Jones (3):
>   target/riscv: Reset henvcfg to zero
>   target/riscv: Gate hardware A/D PTE bit updating
>   target/riscv: Promote svade to a normal extension
>
> Daniel Henrique Barboza (3):
>   target/riscv/tcg: set 'mmu' with 'satp' in cpu_set_profile()
>   target/riscv: add riscv,isa to named features
>   target/riscv: add remaining named features

Thanks!

Applied to riscv-to-apply.next

Alistair

>
>  target/riscv/cpu.c         | 70 +++++++++++++++++++++++++++-----------
>  target/riscv/cpu_cfg.h     | 12 +++++--
>  target/riscv/cpu_helper.c  | 19 ++++++++---
>  target/riscv/csr.c         |  2 +-
>  target/riscv/tcg/tcg-cpu.c | 34 +++++++++---------
>  5 files changed, 94 insertions(+), 43 deletions(-)
>
> --
> 2.43.0
>
>


      parent reply	other threads:[~2024-02-15 23:50 UTC|newest]

Thread overview: 8+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-02-15 22:39 [PATCH v4 0/6] riscv: named features riscv,isa, 'svade' rework Daniel Henrique Barboza
2024-02-15 22:39 ` [PATCH v4 1/6] target/riscv/tcg: set 'mmu' with 'satp' in cpu_set_profile() Daniel Henrique Barboza
2024-02-15 22:39 ` [PATCH v4 2/6] target/riscv: add riscv,isa to named features Daniel Henrique Barboza
2024-02-15 22:39 ` [PATCH v4 3/6] target/riscv: add remaining " Daniel Henrique Barboza
2024-02-15 22:39 ` [PATCH v4 4/6] target/riscv: Reset henvcfg to zero Daniel Henrique Barboza
2024-02-15 22:39 ` [PATCH v4 5/6] target/riscv: Gate hardware A/D PTE bit updating Daniel Henrique Barboza
2024-02-15 22:39 ` [PATCH v4 6/6] target/riscv: Promote svade to a normal extension Daniel Henrique Barboza
2024-02-15 23:49 ` Alistair Francis [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to='CAKmqyKM_MOOQ-SU12yxDmZiE1Go=KOe0T8JRm75-+WgKhBizSA@mail.gmail.com' \
    --to=alistair23@gmail.com \
    --cc=alistair.francis@wdc.com \
    --cc=bmeng@tinylab.org \
    --cc=dbarboza@ventanamicro.com \
    --cc=liwei1518@gmail.com \
    --cc=palmer@rivosinc.com \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-riscv@nongnu.org \
    --cc=zhiwei_liu@linux.alibaba.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).