From: Jason Gunthorpe <jgg@nvidia.com> To: "Luck, Tony" <tony.luck@intel.com> Cc: Jacob Pan <jacob.jun.pan@linux.intel.com>, Christoph Hellwig <hch@infradead.org>, LKML <linux-kernel@vger.kernel.org>, "iommu@lists.linux-foundation.org" <iommu@lists.linux-foundation.org>, Joerg Roedel <joro@8bytes.org>, Lu Baolu <baolu.lu@linux.intel.com>, Jean-Philippe Brucker <jean-philippe@linaro.com>, "Liu, Yi L" <yi.l.liu@intel.com>, "Raj, Ashok" <ashok.raj@intel.com>, "Tian, Kevin" <kevin.tian@intel.com>, "Jiang, Dave" <dave.jiang@intel.com>, "wangzhou1@hisilicon.com" <wangzhou1@hisilicon.com>, "zhangfei.gao@linaro.org" <zhangfei.gao@linaro.org>, "vkoul@kernel.org" <vkoul@kernel.org>, David Woodhouse <dwmw2@infradead.org> Subject: Re: [PATCH v4 1/2] iommu/sva: Tighten SVA bind API with explicit flags Date: Thu, 13 May 2021 14:33:03 -0300 [thread overview] Message-ID: <20210513173303.GL1002214@nvidia.com> (raw) In-Reply-To: <dd52760ab65a40328b4c1a26ddd0e1d0@intel.com> On Thu, May 13, 2021 at 04:44:14PM +0000, Luck, Tony wrote: > > For shared workqueue, it can only generate DMA request with PASID. The > > submission is done by ENQCMDS (S for supervisor) instruction. > > > > If we were not to share page tables with init_mm, we need a system PASID > > that doing the same direct mapping in IOMMU page tables. > > Note that for the currently envisioned kernel use cases for accelerators it > would be OK for this system PASID to just provide either: > > 1) A 1:1 mapping for physical addresses. Kernel users of the accelerators > would provide physical addresses in descriptors. > 2) The same mapping that the kernel uses for its "1:1" map of all physical > memory. Users would use kernel virtual addresses in that "1:1" range > (e.g. those obtained from page_to_virt(struct page *p);) Well, no, neither of those are OK. The page table under the kernel PASID should behave the same way that the kernel would operate the page table assigned to a kernel RID. If the kernel has security off then the PASID should map to all physical memory, just like the RID does. If security is on then every DMA map needs to be loaded into the PASID's io page table no different than a RID page table. "kernel SVA" is, IMHO, not a desirable thing, it completely destroys the kernel's DMA security model. > If people want to use an accelerator on memory allocated by vmalloc() > things will get more complicated. But maybe we can delay solving that > problem until someone comes up with a real use case that needs to > do this? If you have a HW limitation that the device can only issue TLPs with a PASID, even for kernel users, then I think the proper thing is to tell the IOMMU layer than a certain 'struct device' enters PASID-only mode and the IOMMU layer should construct an appropriate PASID and flow the dma operations through it. Pretending the DMA layer doesn't exist and that PASID gets a free pass is not OK in the kernel. Jason
WARNING: multiple messages have this Message-ID (diff)
From: Jason Gunthorpe <jgg@nvidia.com> To: "Luck, Tony" <tony.luck@intel.com> Cc: "vkoul@kernel.org" <vkoul@kernel.org>, "Tian, Kevin" <kevin.tian@intel.com>, "Jiang, Dave" <dave.jiang@intel.com>, "Raj, Ashok" <ashok.raj@intel.com>, David Woodhouse <dwmw2@infradead.org>, LKML <linux-kernel@vger.kernel.org>, Christoph Hellwig <hch@infradead.org>, "iommu@lists.linux-foundation.org" <iommu@lists.linux-foundation.org>, "zhangfei.gao@linaro.org" <zhangfei.gao@linaro.org>, Jean-Philippe Brucker <jean-philippe@linaro.com> Subject: Re: [PATCH v4 1/2] iommu/sva: Tighten SVA bind API with explicit flags Date: Thu, 13 May 2021 14:33:03 -0300 [thread overview] Message-ID: <20210513173303.GL1002214@nvidia.com> (raw) In-Reply-To: <dd52760ab65a40328b4c1a26ddd0e1d0@intel.com> On Thu, May 13, 2021 at 04:44:14PM +0000, Luck, Tony wrote: > > For shared workqueue, it can only generate DMA request with PASID. The > > submission is done by ENQCMDS (S for supervisor) instruction. > > > > If we were not to share page tables with init_mm, we need a system PASID > > that doing the same direct mapping in IOMMU page tables. > > Note that for the currently envisioned kernel use cases for accelerators it > would be OK for this system PASID to just provide either: > > 1) A 1:1 mapping for physical addresses. Kernel users of the accelerators > would provide physical addresses in descriptors. > 2) The same mapping that the kernel uses for its "1:1" map of all physical > memory. Users would use kernel virtual addresses in that "1:1" range > (e.g. those obtained from page_to_virt(struct page *p);) Well, no, neither of those are OK. The page table under the kernel PASID should behave the same way that the kernel would operate the page table assigned to a kernel RID. If the kernel has security off then the PASID should map to all physical memory, just like the RID does. If security is on then every DMA map needs to be loaded into the PASID's io page table no different than a RID page table. "kernel SVA" is, IMHO, not a desirable thing, it completely destroys the kernel's DMA security model. > If people want to use an accelerator on memory allocated by vmalloc() > things will get more complicated. But maybe we can delay solving that > problem until someone comes up with a real use case that needs to > do this? If you have a HW limitation that the device can only issue TLPs with a PASID, even for kernel users, then I think the proper thing is to tell the IOMMU layer than a certain 'struct device' enters PASID-only mode and the IOMMU layer should construct an appropriate PASID and flow the dma operations through it. Pretending the DMA layer doesn't exist and that PASID gets a free pass is not OK in the kernel. Jason _______________________________________________ iommu mailing list iommu@lists.linux-foundation.org https://lists.linuxfoundation.org/mailman/listinfo/iommu
next prev parent reply other threads:[~2021-05-13 17:33 UTC|newest] Thread overview: 58+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-05-10 13:25 [PATCH v4 0/2] Simplify and restrict IOMMU SVA APIs Jacob Pan 2021-05-10 13:25 ` Jacob Pan 2021-05-10 13:25 ` [PATCH v4 1/2] iommu/sva: Tighten SVA bind API with explicit flags Jacob Pan 2021-05-10 13:25 ` Jacob Pan 2021-05-10 23:37 ` Jason Gunthorpe 2021-05-10 23:37 ` Jason Gunthorpe 2021-05-11 3:31 ` Jacob Pan 2021-05-11 3:31 ` Jacob Pan 2021-05-11 11:48 ` Jason Gunthorpe 2021-05-11 11:48 ` Jason Gunthorpe 2021-05-11 16:14 ` Jacob Pan 2021-05-11 16:14 ` Jacob Pan 2021-05-11 16:35 ` Jason Gunthorpe 2021-05-11 16:35 ` Jason Gunthorpe 2021-05-11 18:05 ` Jacob Pan 2021-05-11 18:05 ` Jacob Pan 2021-05-11 19:47 ` Jason Gunthorpe 2021-05-11 19:47 ` Jason Gunthorpe 2021-05-12 6:37 ` Christoph Hellwig 2021-05-12 6:37 ` Christoph Hellwig 2021-05-13 13:00 ` Jacob Pan 2021-05-13 13:00 ` Jacob Pan 2021-05-13 13:38 ` Jason Gunthorpe 2021-05-13 13:38 ` Jason Gunthorpe 2021-05-13 15:10 ` Jacob Pan 2021-05-13 15:10 ` Jacob Pan 2021-05-13 16:44 ` Luck, Tony 2021-05-13 16:44 ` Luck, Tony 2021-05-13 17:33 ` Jason Gunthorpe [this message] 2021-05-13 17:33 ` Jason Gunthorpe 2021-05-13 18:53 ` Luck, Tony 2021-05-13 18:53 ` Luck, Tony 2021-05-13 19:00 ` Jason Gunthorpe 2021-05-13 19:00 ` Jason Gunthorpe 2021-05-13 19:14 ` Luck, Tony 2021-05-13 19:14 ` Luck, Tony 2021-05-13 19:20 ` Jason Gunthorpe 2021-05-13 19:20 ` Jason Gunthorpe 2021-05-13 19:46 ` Jacob Pan 2021-05-13 19:46 ` Jacob Pan 2021-05-13 19:57 ` Luck, Tony 2021-05-13 19:57 ` Luck, Tony 2021-05-13 20:22 ` Jacob Pan 2021-05-13 20:22 ` Jacob Pan 2021-05-13 22:31 ` Jason Gunthorpe 2021-05-13 22:31 ` Jason Gunthorpe 2021-05-13 23:40 ` Jacob Pan 2021-05-13 23:40 ` Jacob Pan 2021-05-17 14:37 ` Jason Gunthorpe 2021-05-17 14:37 ` Jason Gunthorpe 2021-05-19 15:46 ` Jacob Pan 2021-05-19 15:46 ` Jacob Pan 2021-05-12 10:18 ` Jean-Philippe Brucker 2021-05-12 10:18 ` Jean-Philippe Brucker 2021-05-10 13:25 ` [PATCH v4 2/2] iommu/sva: Remove mm parameter from SVA bind API Jacob Pan 2021-05-10 13:25 ` Jacob Pan 2021-05-12 10:24 ` Jean-Philippe Brucker 2021-05-12 10:24 ` Jean-Philippe Brucker
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20210513173303.GL1002214@nvidia.com \ --to=jgg@nvidia.com \ --cc=ashok.raj@intel.com \ --cc=baolu.lu@linux.intel.com \ --cc=dave.jiang@intel.com \ --cc=dwmw2@infradead.org \ --cc=hch@infradead.org \ --cc=iommu@lists.linux-foundation.org \ --cc=jacob.jun.pan@linux.intel.com \ --cc=jean-philippe@linaro.com \ --cc=joro@8bytes.org \ --cc=kevin.tian@intel.com \ --cc=linux-kernel@vger.kernel.org \ --cc=tony.luck@intel.com \ --cc=vkoul@kernel.org \ --cc=wangzhou1@hisilicon.com \ --cc=yi.l.liu@intel.com \ --cc=zhangfei.gao@linaro.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.