From: Lee Jones <lee.jones@linaro.org>
To: Peter Griffin <peter.griffin@linaro.org>
Cc: linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, srinivas.kandagatla@gmail.com,
maxime.coquelin@st.com, patrice.chotard@st.com,
devicetree@vger.kernel.org,
Christophe Kerello <christophe.kerello@st.com>
Subject: Re: [PATCH 06/11] ARM: DT: STiH407: Add NAND flash controller pin configuration
Date: Fri, 11 Sep 2015 19:01:04 +0100 [thread overview]
Message-ID: <20150911180104.GL18779@x1> (raw)
In-Reply-To: <1441991194-11948-7-git-send-email-peter.griffin@linaro.org>
On Fri, 11 Sep 2015, Peter Griffin wrote:
> This patch adds NAND flash support controller pin configuration
> for STiH407 family silicon.
>
> Signed-off-by: Patrice Chotard <patrice.chotard@st.com>
> Signed-off-by: Christophe Kerello <christophe.kerello@st.com>
> Signed-off-by: Peter Griffin <peter.griffin@linaro.org>
> ---
> arch/arm/boot/dts/stih407-pinctrl.dtsi | 23 +++++++++++++++++++++++
> 1 file changed, 23 insertions(+)
Acked-by: Lee Jones <lee.jones@linaro.org>
> diff --git a/arch/arm/boot/dts/stih407-pinctrl.dtsi b/arch/arm/boot/dts/stih407-pinctrl.dtsi
> index d0f5fdd..cde776b 100644
> --- a/arch/arm/boot/dts/stih407-pinctrl.dtsi
> +++ b/arch/arm/boot/dts/stih407-pinctrl.dtsi
> @@ -885,6 +885,29 @@
> };
> };
> };
> +
> + nand {
> + pinctrl_nand: nand {
> + st,pins {
> + nand_cs1 = <&pio40 6 ALT3 OUT>;
> + nand_cs0 = <&pio40 7 ALT3 OUT>;
> + nand_d0 = <&pio41 0 ALT3 BIDIR>;
> + nand_d1 = <&pio41 1 ALT3 BIDIR>;
> + nand_d2 = <&pio41 2 ALT3 BIDIR>;
> + nand_d3 = <&pio41 3 ALT3 BIDIR>;
> + nand_d4 = <&pio41 4 ALT3 BIDIR>;
> + nand_d5 = <&pio41 5 ALT3 BIDIR>;
> + nand_d6 = <&pio41 6 ALT3 BIDIR>;
> + nand_d7 = <&pio41 7 ALT3 BIDIR>;
> + nand_we = <&pio42 0 ALT3 OUT>;
> + nand_dqs = <&pio42 1 ALT3 OUT>;
> + nand_ale = <&pio42 2 ALT3 OUT>;
> + nand_cle = <&pio42 3 ALT3 OUT>;
> + nand_rnb = <&pio42 4 ALT3 IN>;
> + nand_oe = <&pio42 5 ALT3 OUT>;
> + };
> + };
> + };
> };
> };
> };
--
Lee Jones
Linaro STMicroelectronics Landing Team Lead
Linaro.org │ Open source software for ARM SoCs
Follow Linaro: Facebook | Twitter | Blog
WARNING: multiple messages have this Message-ID (diff)
From: Lee Jones <lee.jones-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
To: Peter Griffin <peter.griffin-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
Cc: linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
srinivas.kandagatla-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org,
maxime.coquelin-qxv4g6HH51o@public.gmane.org,
patrice.chotard-qxv4g6HH51o@public.gmane.org,
devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
Christophe Kerello
<christophe.kerello-qxv4g6HH51o@public.gmane.org>
Subject: Re: [PATCH 06/11] ARM: DT: STiH407: Add NAND flash controller pin configuration
Date: Fri, 11 Sep 2015 19:01:04 +0100 [thread overview]
Message-ID: <20150911180104.GL18779@x1> (raw)
In-Reply-To: <1441991194-11948-7-git-send-email-peter.griffin-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
On Fri, 11 Sep 2015, Peter Griffin wrote:
> This patch adds NAND flash support controller pin configuration
> for STiH407 family silicon.
>
> Signed-off-by: Patrice Chotard <patrice.chotard-qxv4g6HH51o@public.gmane.org>
> Signed-off-by: Christophe Kerello <christophe.kerello-qxv4g6HH51o@public.gmane.org>
> Signed-off-by: Peter Griffin <peter.griffin-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
> ---
> arch/arm/boot/dts/stih407-pinctrl.dtsi | 23 +++++++++++++++++++++++
> 1 file changed, 23 insertions(+)
Acked-by: Lee Jones <lee.jones-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
> diff --git a/arch/arm/boot/dts/stih407-pinctrl.dtsi b/arch/arm/boot/dts/stih407-pinctrl.dtsi
> index d0f5fdd..cde776b 100644
> --- a/arch/arm/boot/dts/stih407-pinctrl.dtsi
> +++ b/arch/arm/boot/dts/stih407-pinctrl.dtsi
> @@ -885,6 +885,29 @@
> };
> };
> };
> +
> + nand {
> + pinctrl_nand: nand {
> + st,pins {
> + nand_cs1 = <&pio40 6 ALT3 OUT>;
> + nand_cs0 = <&pio40 7 ALT3 OUT>;
> + nand_d0 = <&pio41 0 ALT3 BIDIR>;
> + nand_d1 = <&pio41 1 ALT3 BIDIR>;
> + nand_d2 = <&pio41 2 ALT3 BIDIR>;
> + nand_d3 = <&pio41 3 ALT3 BIDIR>;
> + nand_d4 = <&pio41 4 ALT3 BIDIR>;
> + nand_d5 = <&pio41 5 ALT3 BIDIR>;
> + nand_d6 = <&pio41 6 ALT3 BIDIR>;
> + nand_d7 = <&pio41 7 ALT3 BIDIR>;
> + nand_we = <&pio42 0 ALT3 OUT>;
> + nand_dqs = <&pio42 1 ALT3 OUT>;
> + nand_ale = <&pio42 2 ALT3 OUT>;
> + nand_cle = <&pio42 3 ALT3 OUT>;
> + nand_rnb = <&pio42 4 ALT3 IN>;
> + nand_oe = <&pio42 5 ALT3 OUT>;
> + };
> + };
> + };
> };
> };
> };
--
Lee Jones
Linaro STMicroelectronics Landing Team Lead
Linaro.org │ Open source software for ARM SoCs
Follow Linaro: Facebook | Twitter | Blog
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
WARNING: multiple messages have this Message-ID (diff)
From: lee.jones@linaro.org (Lee Jones)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 06/11] ARM: DT: STiH407: Add NAND flash controller pin configuration
Date: Fri, 11 Sep 2015 19:01:04 +0100 [thread overview]
Message-ID: <20150911180104.GL18779@x1> (raw)
In-Reply-To: <1441991194-11948-7-git-send-email-peter.griffin@linaro.org>
On Fri, 11 Sep 2015, Peter Griffin wrote:
> This patch adds NAND flash support controller pin configuration
> for STiH407 family silicon.
>
> Signed-off-by: Patrice Chotard <patrice.chotard@st.com>
> Signed-off-by: Christophe Kerello <christophe.kerello@st.com>
> Signed-off-by: Peter Griffin <peter.griffin@linaro.org>
> ---
> arch/arm/boot/dts/stih407-pinctrl.dtsi | 23 +++++++++++++++++++++++
> 1 file changed, 23 insertions(+)
Acked-by: Lee Jones <lee.jones@linaro.org>
> diff --git a/arch/arm/boot/dts/stih407-pinctrl.dtsi b/arch/arm/boot/dts/stih407-pinctrl.dtsi
> index d0f5fdd..cde776b 100644
> --- a/arch/arm/boot/dts/stih407-pinctrl.dtsi
> +++ b/arch/arm/boot/dts/stih407-pinctrl.dtsi
> @@ -885,6 +885,29 @@
> };
> };
> };
> +
> + nand {
> + pinctrl_nand: nand {
> + st,pins {
> + nand_cs1 = <&pio40 6 ALT3 OUT>;
> + nand_cs0 = <&pio40 7 ALT3 OUT>;
> + nand_d0 = <&pio41 0 ALT3 BIDIR>;
> + nand_d1 = <&pio41 1 ALT3 BIDIR>;
> + nand_d2 = <&pio41 2 ALT3 BIDIR>;
> + nand_d3 = <&pio41 3 ALT3 BIDIR>;
> + nand_d4 = <&pio41 4 ALT3 BIDIR>;
> + nand_d5 = <&pio41 5 ALT3 BIDIR>;
> + nand_d6 = <&pio41 6 ALT3 BIDIR>;
> + nand_d7 = <&pio41 7 ALT3 BIDIR>;
> + nand_we = <&pio42 0 ALT3 OUT>;
> + nand_dqs = <&pio42 1 ALT3 OUT>;
> + nand_ale = <&pio42 2 ALT3 OUT>;
> + nand_cle = <&pio42 3 ALT3 OUT>;
> + nand_rnb = <&pio42 4 ALT3 IN>;
> + nand_oe = <&pio42 5 ALT3 OUT>;
> + };
> + };
> + };
> };
> };
> };
--
Lee Jones
Linaro STMicroelectronics Landing Team Lead
Linaro.org ? Open source software for ARM SoCs
Follow Linaro: Facebook | Twitter | Blog
next prev parent reply other threads:[~2015-09-11 18:01 UTC|newest]
Thread overview: 58+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-09-11 17:06 [PATCH 00/11] ARM: STi: STiH407: Pinctrl updates Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 17:06 ` [PATCH 01/11] ARM: STi: DT: STiH407: Add a cec0 pin definition Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 18:03 ` Lee Jones
2015-09-11 18:03 ` Lee Jones
2015-09-11 18:03 ` Lee Jones
2015-09-11 17:06 ` [PATCH 02/11] ARM: STi: DT: STiH407: Add i2c3 alternate pin configs Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 18:02 ` Lee Jones
2015-09-11 18:02 ` Lee Jones
2015-09-11 18:02 ` Lee Jones
2015-09-11 17:06 ` [PATCH 03/11] ARM: DT: STiH407: Add SPI 3 wire and 4 wire pinctrl configs Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 18:02 ` Lee Jones
2015-09-11 18:02 ` Lee Jones
2015-09-11 17:06 ` [PATCH 04/11] ARM: DT: STiH407: Add serial3 pinctrl configuration Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 18:01 ` Lee Jones
2015-09-11 18:01 ` Lee Jones
2015-09-11 17:06 ` [PATCH 05/11] ARM: DT: STiH407: Add SPI FSM (NOR Flash) Controller pin config Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 18:01 ` Lee Jones
2015-09-11 18:01 ` Lee Jones
2015-09-11 17:06 ` [PATCH 06/11] ARM: DT: STiH407: Add NAND flash controller pin configuration Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 18:01 ` Lee Jones [this message]
2015-09-11 18:01 ` Lee Jones
2015-09-11 18:01 ` Lee Jones
2015-09-11 17:06 ` [PATCH 07/11] ARM: DT: STiH407: Add systrace " Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 18:00 ` Lee Jones
2015-09-11 18:00 ` Lee Jones
2015-09-11 17:06 ` [PATCH 08/11] ARM: DT: STiH407: Add SD pinctrl config for mmc0 controller Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 18:00 ` Lee Jones
2015-09-11 18:00 ` Lee Jones
2015-09-11 17:06 ` [PATCH 09/11] ARM: DT: STiH407: Add pinconfig for IRB UHF and IRB TX Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 17:57 ` Lee Jones
2015-09-11 17:57 ` Lee Jones
2015-09-11 17:06 ` [PATCH 10/11] ARM: DT: STiH407: Add RMII pinctrl support Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 17:57 ` Lee Jones
2015-09-11 17:57 ` Lee Jones
2015-09-11 17:06 ` [PATCH 11/11] ARM: STi: STiH407: Add spi default pinctrl groups Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 17:06 ` Peter Griffin
2015-09-11 17:56 ` Lee Jones
2015-09-11 17:56 ` Lee Jones
2015-09-14 12:32 ` [PATCH 00/11] ARM: STi: STiH407: Pinctrl updates Patrice Chotard
2015-09-14 12:32 ` Patrice Chotard
2015-09-14 12:32 ` Patrice Chotard
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150911180104.GL18779@x1 \
--to=lee.jones@linaro.org \
--cc=christophe.kerello@st.com \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=maxime.coquelin@st.com \
--cc=patrice.chotard@st.com \
--cc=peter.griffin@linaro.org \
--cc=srinivas.kandagatla@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.